{"id":23486820,"url":"https://github.com/do1e/fpga_dds","last_synced_at":"2026-01-22T05:02:41.057Z","repository":{"id":158841157,"uuid":"334884622","full_name":"Do1e/FPGA_DDS","owner":"Do1e","description":"FPGA实现的DDS信号源","archived":false,"fork":false,"pushed_at":"2022-03-07T08:24:14.000Z","size":22,"stargazers_count":0,"open_issues_count":0,"forks_count":0,"subscribers_count":1,"default_branch":"main","last_synced_at":"2025-04-14T09:14:38.201Z","etag":null,"topics":["dds","fpga"],"latest_commit_sha":null,"homepage":"","language":"Verilog","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"gpl-3.0","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/Do1e.png","metadata":{"files":{"readme":"README.md","changelog":"Change_F.v","contributing":null,"funding":null,"license":"LICENSE","code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null,"zenodo":null}},"created_at":"2021-02-01T08:44:34.000Z","updated_at":"2022-03-16T16:04:50.000Z","dependencies_parsed_at":"2023-05-04T04:00:46.096Z","dependency_job_id":null,"html_url":"https://github.com/Do1e/FPGA_DDS","commit_stats":null,"previous_names":[],"tags_count":0,"template":false,"template_full_name":null,"purl":"pkg:github/Do1e/FPGA_DDS","repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/Do1e%2FFPGA_DDS","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/Do1e%2FFPGA_DDS/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/Do1e%2FFPGA_DDS/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/Do1e%2FFPGA_DDS/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/Do1e","download_url":"https://codeload.github.com/Do1e/FPGA_DDS/tar.gz/refs/heads/main","sbom_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/Do1e%2FFPGA_DDS/sbom","scorecard":null,"host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":286080680,"owners_count":28655029,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2026-01-22T01:17:37.254Z","status":"online","status_checked_at":"2026-01-22T02:00:07.137Z","response_time":144,"last_error":null,"robots_txt_status":"success","robots_txt_updated_at":"2025-07-24T06:49:26.215Z","robots_txt_url":"https://github.com/robots.txt","online":true,"can_crawl_api":true,"host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["dds","fpga"],"created_at":"2024-12-24T22:17:23.144Z","updated_at":"2026-01-22T05:02:41.052Z","avatar_url":"https://github.com/Do1e.png","language":"Verilog","funding_links":[],"categories":[],"sub_categories":[],"readme":"基于ARTIX-7 xc7a75tfgg484-2 板子为南京大学的小蓝板\n\n数码管显示频率控制字，16位频率控制字以4位16进制数显示。\n\n由上下左右四个按键更改频率控制字，左右选择位（带译码器的数码管显示当前选择调整的位，0~3表示从低位到高位），上下可增加或减小当前选择位的数值。\n中间的按键位初始化按键。\n\nDAC输出为JD1左下角表示DAC的插孔。\n\n采用16位相位累加器，系统时钟为1MHz，最低频率/频率分辨率Fmin=1M/(2^16)≈15Hz。\n保证每周期有64个点的情况下，最高频率Fmax=1M/64≈15.6kHz，频率控制字M≤1024(16'h0400)。\n\n2021.02.01\nby:dpj\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fdo1e%2Ffpga_dds","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fdo1e%2Ffpga_dds","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fdo1e%2Ffpga_dds/lists"}