{"id":16014481,"url":"https://github.com/drom/fpga-low-end","last_synced_at":"2026-01-05T03:03:18.587Z","repository":{"id":145177238,"uuid":"95947648","full_name":"drom/fpga-low-end","owner":"drom","description":"BOM estimate for low end FPGA soluton","archived":false,"fork":false,"pushed_at":"2017-07-04T03:29:17.000Z","size":24,"stargazers_count":1,"open_issues_count":0,"forks_count":0,"subscribers_count":3,"default_branch":"master","last_synced_at":"2025-01-24T19:36:53.412Z","etag":null,"topics":[],"latest_commit_sha":null,"homepage":null,"language":null,"has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"mit","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/drom.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":"LICENSE","code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null}},"created_at":"2017-07-01T06:54:00.000Z","updated_at":"2017-07-03T18:29:24.000Z","dependencies_parsed_at":"2023-04-18T17:31:00.686Z","dependency_job_id":null,"html_url":"https://github.com/drom/fpga-low-end","commit_stats":{"total_commits":11,"total_committers":1,"mean_commits":11.0,"dds":0.0,"last_synced_commit":"940bb9202ce0e24fcf5c6ac23f31e101ad675907"},"previous_names":[],"tags_count":0,"template":false,"template_full_name":null,"repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/drom%2Ffpga-low-end","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/drom%2Ffpga-low-end/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/drom%2Ffpga-low-end/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/drom%2Ffpga-low-end/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/drom","download_url":"https://codeload.github.com/drom/fpga-low-end/tar.gz/refs/heads/master","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":244246845,"owners_count":20422513,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":[],"created_at":"2024-10-08T15:03:17.903Z","updated_at":"2026-01-05T03:03:18.516Z","avatar_url":"https://github.com/drom.png","language":null,"funding_links":[],"categories":[],"sub_categories":[],"readme":"BOM estimate for low end FPGA soluton\n\n\n| vendor  | class        | model     | package | LE   | MUL | MEM   | $  | URL | DataSheet |\n|---------|--------------|-----------|---------|------|-----|-------|----|-----|-----------|\n| Altera  | Cyclone 10   | 10CL010   | M164    | 10K  | 23  | 414Kb | 10 | [digikey](https://www.digikey.com/short/30r2d5) | [intel](https://www.altera.com/content/dam/altera-www/global/en_US/pdfs/literature/hb/cyclone-10/c10lp-51003.pdf)\n| Lattice | iCE40 Ultra+ | ICE40UP3K | 30WLCSP | 2.8K | 4   | 1Mb   | 5  | [digikey](https://www.digikey.com/short/30r20j) | [lattice](http://www.latticesemi.com/view_document?document_id=51968)\n\n## Altera Cyclone 10 LP m164 package\n\n![m164](https://rawgit.com/drom/fpga-low-end/master/m164.svg)\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fdrom%2Ffpga-low-end","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fdrom%2Ffpga-low-end","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fdrom%2Ffpga-low-end/lists"}