{"id":20737524,"url":"https://github.com/elecgeek/pulsesgene","last_synced_at":"2026-02-15T14:36:35.687Z","repository":{"id":174437990,"uuid":"614552440","full_name":"ElecGeek/PulsesGene","owner":"ElecGeek","description":"Fun project to produce (only) pulses as the MultiSignalGene do, with analogue circuits and FPGA or 74HC logic circuits. ","archived":false,"fork":false,"pushed_at":"2026-01-29T13:20:16.000Z","size":221,"stargazers_count":0,"open_issues_count":0,"forks_count":0,"subscribers_count":1,"default_branch":"pulses_separ","last_synced_at":"2026-01-30T01:59:22.202Z","etag":null,"topics":["electronics","fpga-programming","ghdl","hardware","logic-circuit","pcb-design","spice","vhdl","vhdl-code","yosys"],"latest_commit_sha":null,"homepage":"","language":"Gerber Image","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"gpl-3.0","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/ElecGeek.png","metadata":{"files":{"readme":"README","changelog":null,"contributing":null,"funding":null,"license":"LICENSE","code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null,"zenodo":null,"notice":null,"maintainers":null,"copyright":null,"agents":null,"dco":null,"cla":null}},"created_at":"2023-03-15T20:27:18.000Z","updated_at":"2026-01-29T13:20:19.000Z","dependencies_parsed_at":null,"dependency_job_id":"708dd524-1cf8-43b2-adcc-07b767648422","html_url":"https://github.com/ElecGeek/PulsesGene","commit_stats":null,"previous_names":["elecgeek/pulsesgene"],"tags_count":1,"template":false,"template_full_name":null,"purl":"pkg:github/ElecGeek/PulsesGene","repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/ElecGeek%2FPulsesGene","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/ElecGeek%2FPulsesGene/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/ElecGeek%2FPulsesGene/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/ElecGeek%2FPulsesGene/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/ElecGeek","download_url":"https://codeload.github.com/ElecGeek/PulsesGene/tar.gz/refs/heads/pulses_separ","sbom_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/ElecGeek%2FPulsesGene/sbom","scorecard":null,"host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":286080680,"owners_count":29481531,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2026-02-15T11:35:25.641Z","status":"ssl_error","status_checked_at":"2026-02-15T11:34:57.128Z","response_time":118,"last_error":"SSL_connect returned=1 errno=0 peeraddr=140.82.121.5:443 state=error: unexpected eof while reading","robots_txt_status":"success","robots_txt_updated_at":"2025-07-24T06:49:26.215Z","robots_txt_url":"https://github.com/robots.txt","online":false,"can_crawl_api":true,"host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["electronics","fpga-programming","ghdl","hardware","logic-circuit","pcb-design","spice","vhdl","vhdl-code","yosys"],"created_at":"2024-11-17T06:14:45.869Z","updated_at":"2026-02-15T14:36:35.683Z","avatar_url":"https://github.com/ElecGeek.png","language":"Gerber Image","funding_links":[],"categories":[],"sub_categories":[],"readme":"This is a FUN project to implement the pulse audio waveform of the MultiSIgnalGene.\nIt is another way to do the things than the PulsesDigital project.\n\nIt is an electronic version based on 74HC logic circuits and operational amplifiers. The schematic diagrams, the parts list, the tests and a PCB are provided.\nThere are one PCB per channel, any number of channels can be built.\n \nThere is an FPGA version of the numerical part as well. It is based on the VHDL export of the numerical schematic (initially intended for testing).\n\n\nTo interface with the software project, it should be set to sine output audio. This project inputs the sine audio.\n\n\nThe project is based on gEda/Lepton-eda and NG-Spice.\n\nThe project contains only the sources. To get exports of the schematics, parts lists, synthesis, spice circuits or (later or never) the spice results, check in the artefact\n\nThe FPGA does not involve any PCF file as for now, no PCB is planned.\n\nOne can re-run everything, especially to include a PCF. The Makefile is provided. Ghdl, Yosys, Icestorm and Nextpnr software should be installed.\n\n\nThe width of the pulses can be adjusted, while keeping the symmetry.\n\nThe input is a square or a sine signal, the pulses are generated using the peak (positive or negative) of the input.\n\nIt has been only tested at a functional level. Especially, the operational amplifiers model are very basic.\n\nDO NOT reuse the models for another simulation. They have been designed as \"simple stupid\" in order to speed up spice.\n\n\nThe parts-list points LF355 operational amplifiers, many can be used\nThe X1 is a preamplifier, according to the input level, its resistors should be adjusted\nThe counters U13 and U14 does not use the reset (which is done by load 0). Then both 74HC161 and 74HC163 can be used\nThe counter U14 does not count above 7. Then 74HC160 and 74HC162 can be used as well.\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Felecgeek%2Fpulsesgene","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Felecgeek%2Fpulsesgene","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Felecgeek%2Fpulsesgene/lists"}