{"id":21402437,"url":"https://github.com/elvircrn/psds-labs","last_synced_at":"2026-02-07T13:02:28.709Z","repository":{"id":91018627,"uuid":"72728080","full_name":"elvircrn/PSDS-Labs","owner":"elvircrn","description":"VHDL Samples","archived":false,"fork":false,"pushed_at":"2018-04-29T23:43:14.000Z","size":7,"stargazers_count":0,"open_issues_count":0,"forks_count":0,"subscribers_count":1,"default_branch":"master","last_synced_at":"2025-07-27T02:34:09.726Z","etag":null,"topics":["logic-design","vhdl"],"latest_commit_sha":null,"homepage":"","language":"VHDL","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":null,"status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/elvircrn.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":null,"code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null}},"created_at":"2016-11-03T09:14:39.000Z","updated_at":"2018-05-03T18:04:28.000Z","dependencies_parsed_at":null,"dependency_job_id":"80936dd6-521f-447a-9db4-45d5dc6dbaf7","html_url":"https://github.com/elvircrn/PSDS-Labs","commit_stats":null,"previous_names":[],"tags_count":0,"template":false,"template_full_name":null,"purl":"pkg:github/elvircrn/PSDS-Labs","repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/elvircrn%2FPSDS-Labs","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/elvircrn%2FPSDS-Labs/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/elvircrn%2FPSDS-Labs/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/elvircrn%2FPSDS-Labs/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/elvircrn","download_url":"https://codeload.github.com/elvircrn/PSDS-Labs/tar.gz/refs/heads/master","sbom_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/elvircrn%2FPSDS-Labs/sbom","scorecard":null,"host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":286080680,"owners_count":29194421,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2026-02-07T12:38:28.597Z","status":"ssl_error","status_checked_at":"2026-02-07T12:38:23.888Z","response_time":63,"last_error":"SSL_read: unexpected eof while reading","robots_txt_status":"success","robots_txt_updated_at":"2025-07-24T06:49:26.215Z","robots_txt_url":"https://github.com/robots.txt","online":false,"can_crawl_api":true,"host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["logic-design","vhdl"],"created_at":"2024-11-22T15:37:36.482Z","updated_at":"2026-02-07T13:02:28.664Z","avatar_url":"https://github.com/elvircrn.png","language":"VHDL","funding_links":[],"categories":[],"sub_categories":[],"readme":"# Shifting\n``` \nlibrary ieee;\nuse ieee.std_logic_1164.all;\nuse ieee.numeric_std.all;\n\nshifted \u003c= to_stdlogicvector (to_bitvector (a) sll \t(signed(ctrl)));\nshifted \u003c= std_logic_vector(shift_left(signed(a), to_integer(unsigned(ctrl))));\n\n```\n\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Felvircrn%2Fpsds-labs","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Felvircrn%2Fpsds-labs","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Felvircrn%2Fpsds-labs/lists"}