{"id":19845153,"url":"https://github.com/emsec/hal-benchmarks","last_synced_at":"2026-03-03T09:31:58.026Z","repository":{"id":73912748,"uuid":"276590267","full_name":"emsec/hal-benchmarks","owner":"emsec","description":"Benchmark suite for HAL","archived":false,"fork":false,"pushed_at":"2020-11-09T15:05:00.000Z","size":9606,"stargazers_count":11,"open_issues_count":0,"forks_count":1,"subscribers_count":8,"default_branch":"master","last_synced_at":"2025-02-28T22:51:03.802Z","etag":null,"topics":["hardware","netlist","reverse-engineering","verilog","vhdl"],"latest_commit_sha":null,"homepage":"","language":"VHDL","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":null,"status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/emsec.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":null,"code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null}},"created_at":"2020-07-02T08:23:49.000Z","updated_at":"2024-10-07T11:54:00.000Z","dependencies_parsed_at":null,"dependency_job_id":"20b79ce5-7293-49a2-bd3a-12090be479e8","html_url":"https://github.com/emsec/hal-benchmarks","commit_stats":null,"previous_names":[],"tags_count":0,"template":false,"template_full_name":null,"purl":"pkg:github/emsec/hal-benchmarks","repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/emsec%2Fhal-benchmarks","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/emsec%2Fhal-benchmarks/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/emsec%2Fhal-benchmarks/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/emsec%2Fhal-benchmarks/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/emsec","download_url":"https://codeload.github.com/emsec/hal-benchmarks/tar.gz/refs/heads/master","sbom_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/emsec%2Fhal-benchmarks/sbom","scorecard":null,"host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":286080680,"owners_count":30039884,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2026-03-03T06:58:30.252Z","status":"ssl_error","status_checked_at":"2026-03-03T06:58:15.329Z","response_time":61,"last_error":"SSL_connect returned=1 errno=0 peeraddr=140.82.121.6:443 state=error: unexpected eof while reading","robots_txt_status":"success","robots_txt_updated_at":"2025-07-24T06:49:26.215Z","robots_txt_url":"https://github.com/robots.txt","online":false,"can_crawl_api":true,"host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["hardware","netlist","reverse-engineering","verilog","vhdl"],"created_at":"2024-11-12T13:06:44.088Z","updated_at":"2026-03-03T09:31:57.992Z","avatar_url":"https://github.com/emsec.png","language":"VHDL","funding_links":[],"categories":[],"sub_categories":[],"readme":"# hal-benchmarks\n\nCollection of various modern open source cores.\n\n## Overview\n\n| Core      | Category | LSI_10K | XILINX_UNISIM | Source | Latest Update On |\n|-----------|----------|---------|---------------|--------|----------------|\n| edge      | CPU      | 39,607  | 7,237         | [1]    | 04/07/2020     |\n| ibex      | CPU      | 12,751  | 6,078         | [2]    | 04/14/2020     |\n| Open8     | CPU      | 1,884   | 1,134         | [3]    | 04/07/2020     |\n| tiny_aes  | Crypto   | 144,303 | 7,678         | [4]    | 04/07/2020     |\n| des       | Crypto   | 19,217  | 3,770         | [5]    | 04/07/2020     |\n| BasicRSA  | Crypto   | 79,787  | 18,672        | [6]    | 04/07/2020     |\n| sha-3     | Crypto   | 15,876  | 6,478         | [7]    | 04/07/2020     |\n| present   | Crypto   | 1,393   | 372           | [8]    | 04/07/2020     |\n| opentitan | SoC      | 90,688\u003csup id=\"a1\"\u003e[1](#f1)\u003c/sup\u003e  | 52,119        | [9]    |  04/07/2020    |\n\n\u003ca name=\"myfootnote1\"\u003e1\u003c/a\u003e: Some elements (like RAM, Flash...) are implemented as black-boxes\n\n\nSource:\n\n\n\n[1] https://github.com/freecores/edge  \n[2] https://github.com/lowRISC/ibex  \n[3] https://opencores.org/projects/open8_urisc  \n[4] https://opencores.org/projects/tiny_aes  \n[5] https://opencores.org/projects/des  \n[6] https://opencores.org/projects/BasicRSA  \n[7] https://github.com/freecores/sha3  \n[8] https://opencores.org/projects/present  \n[9] https://github.com/lowRISC/opentitan  \n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Femsec%2Fhal-benchmarks","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Femsec%2Fhal-benchmarks","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Femsec%2Fhal-benchmarks/lists"}