{"id":24737445,"url":"https://github.com/engineersbox/verilogpractice","last_synced_at":"2026-01-05T11:31:24.827Z","repository":{"id":185068349,"uuid":"609465503","full_name":"EngineersBox/VerilogPractice","owner":"EngineersBox","description":"Practice problems and solutions for verilog","archived":false,"fork":false,"pushed_at":"2023-03-05T22:47:12.000Z","size":41,"stargazers_count":1,"open_issues_count":0,"forks_count":0,"subscribers_count":1,"default_branch":"main","last_synced_at":"2025-02-03T22:46:22.744Z","etag":null,"topics":[],"latest_commit_sha":null,"homepage":null,"language":"Verilog","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":null,"status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/EngineersBox.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":null,"code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null}},"created_at":"2023-03-04T08:57:09.000Z","updated_at":"2024-11-29T07:50:20.000Z","dependencies_parsed_at":null,"dependency_job_id":"a02134cf-6e59-418e-8c1d-9ebc4fad105d","html_url":"https://github.com/EngineersBox/VerilogPractice","commit_stats":null,"previous_names":["engineersbox/verilogpractice"],"tags_count":0,"template":false,"template_full_name":null,"repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/EngineersBox%2FVerilogPractice","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/EngineersBox%2FVerilogPractice/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/EngineersBox%2FVerilogPractice/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/EngineersBox%2FVerilogPractice/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/EngineersBox","download_url":"https://codeload.github.com/EngineersBox/VerilogPractice/tar.gz/refs/heads/main","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":244999228,"owners_count":20544866,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":[],"created_at":"2025-01-27T22:08:22.433Z","updated_at":"2026-01-05T11:31:24.798Z","avatar_url":"https://github.com/EngineersBox.png","language":"Verilog","readme":"# VerilogPractice\nPractice problems and solutions for verilog\n\n## Questions\n\n1. Implement an adder supporting N-bit numbers (parameterised)\n2. Create a module representing the following FSM (TODO: FSM diagram)\n3. Provide a Verilog module implemented using procedural code with `if-else` for the following table where `S`, `R`, `D` are inputs and `Y` is an output. `X` denotes any value.\n\n| **S** | **R** | **D** | **Y** |\n|-------|:-----:|:-----:|-------|\n| 1     | 1     | X     | X     |\n| 0     | 1     | X     | 0     |\n| 1     | 0     | X     | 1     |\n| 0     | 0     | 0     | 0     |\n| 0     | 0     | 1     | 1     |\n| 0     | 0     | 1     | 1     |\n4. Implement a flip-flop with an active-low async reset\n5. Implement an ALU with 3 operations on select:\n\t1. `Y=A+B`\n\t2. `Y=A+1`\n\t3. `Y=max(A, B)`\n6. Design and implement a single-port RTL RAM module with parameterised address with, data width and depth.\n7. Provide a module for an N-bit shift register\n\n## References\n\n### Problems\n\n\u003chttps://eclipse.umbc.edu/robucci/cmpe415/verilog_practice/index.html\u003e\n\n\u003chttp://www.pldworld.com/_hdl/4/_ref/-bawankule-/verilogcenter/quest.html\u003e\n\n### Verilog Explainations\n\n\u003chttps://www.chipverify.com/verilog/verilog-parameters\u003e\n","funding_links":[],"categories":[],"sub_categories":[],"project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fengineersbox%2Fverilogpractice","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fengineersbox%2Fverilogpractice","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fengineersbox%2Fverilogpractice/lists"}