{"id":32541247,"url":"https://github.com/feilongfl/chisel_gowin_mcu","last_synced_at":"2026-02-24T18:39:08.894Z","repository":{"id":97313955,"uuid":"527067530","full_name":"feilongfl/chisel_gowin_mcu","owner":"feilongfl","description":"This project helps developers create FPGA based systems with zephyr rtos.The goal of this project is to build Zephyr RTOS in a way similar to Xilinx's PetaLinux workflow.","archived":false,"fork":false,"pushed_at":"2023-02-13T22:46:48.000Z","size":3396,"stargazers_count":0,"open_issues_count":0,"forks_count":0,"subscribers_count":1,"default_branch":"main","last_synced_at":"2025-10-28T15:59:36.867Z","etag":null,"topics":["chisel","fpga","zephyr"],"latest_commit_sha":null,"homepage":"","language":"Verilog","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"apache-2.0","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/feilongfl.png","metadata":{},"created_at":"2022-08-21T00:09:40.000Z","updated_at":"2023-02-02T23:30:25.000Z","dependencies_parsed_at":null,"dependency_job_id":"2f3835df-3121-48a2-9022-a601b3cf9a30","html_url":"https://github.com/feilongfl/chisel_gowin_mcu","commit_stats":null,"previous_names":[],"tags_count":0,"template":false,"template_full_name":"chipsalliance/chisel-template","purl":"pkg:github/feilongfl/chisel_gowin_mcu","repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/feilongfl%2Fchisel_gowin_mcu","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/feilongfl%2Fchisel_gowin_mcu/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/feilongfl%2Fchisel_gowin_mcu/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/feilongfl%2Fchisel_gowin_mcu/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/feilongfl","download_url":"https://codeload.github.com/feilongfl/chisel_gowin_mcu/tar.gz/refs/heads/main","sbom_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/feilongfl%2Fchisel_gowin_mcu/sbom","scorecard":null,"host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":286080680,"owners_count":29795303,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2026-02-24T16:37:37.581Z","status":"ssl_error","status_checked_at":"2026-02-24T16:37:37.074Z","response_time":75,"last_error":"SSL_read: unexpected eof while reading","robots_txt_status":"success","robots_txt_updated_at":"2025-07-24T06:49:26.215Z","robots_txt_url":"https://github.com/robots.txt","online":false,"can_crawl_api":true,"host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["chisel","fpga","zephyr"],"created_at":"2025-10-28T15:59:27.608Z","updated_at":"2026-02-24T18:39:08.887Z","avatar_url":"https://github.com/feilongfl.png","language":"Verilog","funding_links":[],"categories":[],"sub_categories":[],"readme":null,"project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Ffeilongfl%2Fchisel_gowin_mcu","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Ffeilongfl%2Fchisel_gowin_mcu","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Ffeilongfl%2Fchisel_gowin_mcu/lists"}