{"id":21670780,"url":"https://github.com/feritstar/vhdl_tutorials","last_synced_at":"2025-03-20T07:43:28.565Z","repository":{"id":170110533,"uuid":"330152797","full_name":"feritstar/VHDL_Tutorials","owner":"feritstar","description":"Fpga examples with Nexys4 DDR board","archived":false,"fork":false,"pushed_at":"2021-01-16T13:01:59.000Z","size":863,"stargazers_count":0,"open_issues_count":0,"forks_count":0,"subscribers_count":1,"default_branch":"main","last_synced_at":"2025-01-25T09:10:00.009Z","etag":null,"topics":[],"latest_commit_sha":null,"homepage":null,"language":"JavaScript","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":null,"status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/feritstar.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":null,"code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null}},"created_at":"2021-01-16T12:01:41.000Z","updated_at":"2021-01-16T13:02:02.000Z","dependencies_parsed_at":null,"dependency_job_id":"c90cbaa3-5ce3-46e6-a99a-c007a81d8d87","html_url":"https://github.com/feritstar/VHDL_Tutorials","commit_stats":null,"previous_names":["feritstar/vhdl_tutorials"],"tags_count":0,"template":false,"template_full_name":null,"repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/feritstar%2FVHDL_Tutorials","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/feritstar%2FVHDL_Tutorials/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/feritstar%2FVHDL_Tutorials/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/feritstar%2FVHDL_Tutorials/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/feritstar","download_url":"https://codeload.github.com/feritstar/VHDL_Tutorials/tar.gz/refs/heads/main","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":244574795,"owners_count":20474818,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":[],"created_at":"2024-11-25T12:35:35.358Z","updated_at":"2025-03-20T07:43:28.546Z","avatar_url":"https://github.com/feritstar.png","language":"JavaScript","funding_links":[],"categories":[],"sub_categories":[],"readme":"# VHDL_Tutorials\nFpga examples with Nexys4 DDR board\n\nVivado 2018.3 is used to create these examples.\nHope you enjoyed it!\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fferitstar%2Fvhdl_tutorials","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fferitstar%2Fvhdl_tutorials","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fferitstar%2Fvhdl_tutorials/lists"}