{"id":23910159,"url":"https://github.com/fischermoseley/manta","last_synced_at":"2026-04-08T15:33:50.633Z","repository":{"id":153256628,"uuid":"597439269","full_name":"fischermoseley/manta","owner":"fischermoseley","description":"A configurable and approachable tool for FPGA debugging and rapid prototyping.","archived":false,"fork":false,"pushed_at":"2026-03-29T03:44:05.000Z","size":10837,"stargazers_count":146,"open_issues_count":10,"forks_count":13,"subscribers_count":4,"default_branch":"main","last_synced_at":"2026-03-29T05:20:04.627Z","etag":null,"topics":["debug","fpga","icestick","icestorm","verilog","xilinx"],"latest_commit_sha":null,"homepage":"https://fischermoseley.github.io/manta/","language":"Python","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"gpl-3.0","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/fischermoseley.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":".github/FUNDING.yml","license":"LICENSE.txt","code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null,"zenodo":null,"notice":null,"maintainers":null,"copyright":null,"agents":null,"dco":null,"cla":null},"funding":{"github":["fischermoseley"]}},"created_at":"2023-02-04T15:00:25.000Z","updated_at":"2026-03-17T17:22:43.000Z","dependencies_parsed_at":"2024-04-06T07:31:38.681Z","dependency_job_id":"6ff296a1-1a7d-4dbc-9e5e-f5941ae5a331","html_url":"https://github.com/fischermoseley/manta","commit_stats":null,"previous_names":[],"tags_count":4,"template":false,"template_full_name":null,"purl":"pkg:github/fischermoseley/manta","repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/fischermoseley%2Fmanta","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/fischermoseley%2Fmanta/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/fischermoseley%2Fmanta/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/fischermoseley%2Fmanta/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/fischermoseley","download_url":"https://codeload.github.com/fischermoseley/manta/tar.gz/refs/heads/main","sbom_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/fischermoseley%2Fmanta/sbom","scorecard":null,"host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":286080680,"owners_count":31562690,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2026-04-08T14:31:17.711Z","status":"ssl_error","status_checked_at":"2026-04-08T14:31:17.202Z","response_time":54,"last_error":"SSL_connect returned=1 errno=0 peeraddr=140.82.121.5:443 state=error: unexpected eof while reading","robots_txt_status":"success","robots_txt_updated_at":"2025-07-24T06:49:26.215Z","robots_txt_url":"https://github.com/robots.txt","online":false,"can_crawl_api":true,"host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["debug","fpga","icestick","icestorm","verilog","xilinx"],"created_at":"2025-01-05T07:00:40.392Z","updated_at":"2026-04-08T15:33:50.610Z","avatar_url":"https://github.com/fischermoseley.png","language":"Python","funding_links":["https://github.com/sponsors/fischermoseley"],"categories":["Uncategorized"],"sub_categories":["Uncategorized"],"readme":"![](https://raw.githubusercontent.com/fischermoseley/manta/refs/heads/main/doc/assets/logo.png)\n\n## Manta: A Configurable and Approachable Tool for FPGA Debugging and Rapid Prototyping\n![run_tests](https://github.com/fischermoseley/manta/actions/workflows/run_tests.yml/badge.svg)\n![build_docs](https://github.com/fischermoseley/manta/actions/workflows/build_docs.yml/badge.svg)\n[![codecov](https://codecov.io/gh/fischermoseley/manta/graph/badge.svg?token=1GGHCICK3Q)](https://codecov.io/gh/fischermoseley/manta)\n[![License: GPL v3](https://img.shields.io/badge/License-GPLv3-blue.svg)](https://www.gnu.org/licenses/gpl-3.0)\n[![Ruff](https://img.shields.io/endpoint?url=https://raw.githubusercontent.com/astral-sh/ruff/main/assets/badge/v2.json)](https://github.com/astral-sh/ruff)\n\nManta is a tool for getting information into and out of FPGAs over an interface like UART or Ethernet. It's primarily intended for debugging, but it's robust enough to be a simple, reliable transport layer between a FPGA and a host machine. It lets you configure a series of cores on a shared bus via a YAML or JSON file, and then provides a Python API to each core, along with vendor-agnostic Verilog HDL to instantiate them on your FPGA.\n\nFor more information check out the docs:\n[https://fischermoseley.github.io/manta](https://fischermoseley.github.io/manta)\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Ffischermoseley%2Fmanta","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Ffischermoseley%2Fmanta","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Ffischermoseley%2Fmanta/lists"}