{"id":16478899,"url":"https://github.com/francoriba/alu-uart-basys3","last_synced_at":"2026-03-18T19:56:56.831Z","repository":{"id":205501971,"uuid":"697449249","full_name":"francoriba/ALU-UART-Basys3","owner":"francoriba","description":"UART modules interface using Verilog for the Basys3 board (Digilent). Computer Architecture 2023. FCEFyN, UNC, Argentina","archived":false,"fork":false,"pushed_at":"2023-11-08T18:31:53.000Z","size":550,"stargazers_count":1,"open_issues_count":0,"forks_count":0,"subscribers_count":1,"default_branch":"master","last_synced_at":"2025-11-22T18:03:07.265Z","etag":null,"topics":["arquitectura-de-computadores","basys3-fpga","computerarchitecture","fcefyn","hardwaredescription","uart","unc","verilog"],"latest_commit_sha":null,"homepage":"","language":"Verilog","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":null,"status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/francoriba.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":null,"code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null}},"created_at":"2023-09-27T18:49:53.000Z","updated_at":"2025-04-17T22:44:58.000Z","dependencies_parsed_at":"2023-11-07T01:54:04.901Z","dependency_job_id":"639e0382-f4d3-4099-abf5-57564a98b289","html_url":"https://github.com/francoriba/ALU-UART-Basys3","commit_stats":null,"previous_names":["francoriba/alu-uart-basys3"],"tags_count":0,"template":false,"template_full_name":null,"purl":"pkg:github/francoriba/ALU-UART-Basys3","repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/francoriba%2FALU-UART-Basys3","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/francoriba%2FALU-UART-Basys3/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/francoriba%2FALU-UART-Basys3/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/francoriba%2FALU-UART-Basys3/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/francoriba","download_url":"https://codeload.github.com/francoriba/ALU-UART-Basys3/tar.gz/refs/heads/master","sbom_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/francoriba%2FALU-UART-Basys3/sbom","scorecard":null,"host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":286080680,"owners_count":30054563,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2026-03-03T18:21:05.932Z","status":"ssl_error","status_checked_at":"2026-03-03T18:20:59.341Z","response_time":61,"last_error":"SSL_connect returned=1 errno=0 peeraddr=140.82.121.5:443 state=error: unexpected eof while reading","robots_txt_status":"success","robots_txt_updated_at":"2025-07-24T06:49:26.215Z","robots_txt_url":"https://github.com/robots.txt","online":false,"can_crawl_api":true,"host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["arquitectura-de-computadores","basys3-fpga","computerarchitecture","fcefyn","hardwaredescription","uart","unc","verilog"],"created_at":"2024-10-11T12:50:30.688Z","updated_at":"2026-03-03T18:31:11.999Z","avatar_url":"https://github.com/francoriba.png","language":"Verilog","funding_links":[],"categories":[],"sub_categories":[],"readme":"# Tp2_UART\nUART modules interface using Verilog for the Basys3 board (Digilent). Computer Architecture 2023. FCEFyN, UNC, Argentina\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Ffrancoriba%2Falu-uart-basys3","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Ffrancoriba%2Falu-uart-basys3","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Ffrancoriba%2Falu-uart-basys3/lists"}