{"id":17324502,"url":"https://github.com/gatsbyz/processor-design-verilog","last_synced_at":"2025-07-25T08:04:23.329Z","repository":{"id":97513496,"uuid":"53527798","full_name":"gatsbyz/processor-design-verilog","owner":"gatsbyz","description":"college stuff","archived":false,"fork":false,"pushed_at":"2016-03-10T04:51:52.000Z","size":34939,"stargazers_count":1,"open_issues_count":0,"forks_count":0,"subscribers_count":1,"default_branch":"master","last_synced_at":"2025-02-01T09:29:56.472Z","etag":null,"topics":["assembly","hardware","verilog"],"latest_commit_sha":null,"homepage":"","language":"Verilog","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":null,"status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/gatsbyz.png","metadata":{"files":{"readme":null,"changelog":null,"contributing":null,"funding":null,"license":null,"code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null}},"created_at":"2016-03-09T20:03:42.000Z","updated_at":"2022-05-16T04:51:39.000Z","dependencies_parsed_at":"2024-03-15T12:18:06.989Z","dependency_job_id":null,"html_url":"https://github.com/gatsbyz/processor-design-verilog","commit_stats":null,"previous_names":[],"tags_count":0,"template":false,"template_full_name":null,"repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/gatsbyz%2Fprocessor-design-verilog","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/gatsbyz%2Fprocessor-design-verilog/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/gatsbyz%2Fprocessor-design-verilog/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/gatsbyz%2Fprocessor-design-verilog/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/gatsbyz","download_url":"https://codeload.github.com/gatsbyz/processor-design-verilog/tar.gz/refs/heads/master","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":245779640,"owners_count":20670706,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["assembly","hardware","verilog"],"created_at":"2024-10-15T14:10:49.107Z","updated_at":"2025-03-27T04:21:15.300Z","avatar_url":"https://github.com/gatsbyz.png","language":"Verilog","funding_links":[],"categories":[],"sub_categories":[],"readme":null,"project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fgatsbyz%2Fprocessor-design-verilog","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fgatsbyz%2Fprocessor-design-verilog","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fgatsbyz%2Fprocessor-design-verilog/lists"}