{"id":21012033,"url":"https://github.com/harshalmittal4/24-bit-risc-processor","last_synced_at":"2026-03-19T18:26:04.615Z","repository":{"id":88360071,"uuid":"153027238","full_name":"harshalmittal4/24-bit-RISC-Processor","owner":"harshalmittal4","description":"Computer Architecture-MIPS Processor simulation in verilog with self developed ISA","archived":false,"fork":false,"pushed_at":"2019-08-25T07:29:09.000Z","size":729,"stargazers_count":1,"open_issues_count":1,"forks_count":0,"subscribers_count":0,"default_branch":"master","last_synced_at":"2025-08-23T03:47:38.011Z","etag":null,"topics":["isa","risc-processor","verilog"],"latest_commit_sha":null,"homepage":"","language":"Verilog","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":null,"status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/harshalmittal4.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":null,"code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null}},"created_at":"2018-10-14T23:10:19.000Z","updated_at":"2023-01-09T00:34:31.000Z","dependencies_parsed_at":null,"dependency_job_id":"7b2d5c0d-75be-494a-ae44-27ce516f9920","html_url":"https://github.com/harshalmittal4/24-bit-RISC-Processor","commit_stats":null,"previous_names":[],"tags_count":0,"template":false,"template_full_name":null,"purl":"pkg:github/harshalmittal4/24-bit-RISC-Processor","repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/harshalmittal4%2F24-bit-RISC-Processor","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/harshalmittal4%2F24-bit-RISC-Processor/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/harshalmittal4%2F24-bit-RISC-Processor/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/harshalmittal4%2F24-bit-RISC-Processor/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/harshalmittal4","download_url":"https://codeload.github.com/harshalmittal4/24-bit-RISC-Processor/tar.gz/refs/heads/master","sbom_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/harshalmittal4%2F24-bit-RISC-Processor/sbom","scorecard":null,"host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":286080680,"owners_count":29327320,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2026-02-11T03:52:29.695Z","status":"ssl_error","status_checked_at":"2026-02-11T03:52:23.094Z","response_time":97,"last_error":"SSL_read: unexpected eof while reading","robots_txt_status":"success","robots_txt_updated_at":"2025-07-24T06:49:26.215Z","robots_txt_url":"https://github.com/robots.txt","online":false,"can_crawl_api":true,"host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["isa","risc-processor","verilog"],"created_at":"2024-11-19T09:32:40.051Z","updated_at":"2026-02-11T05:30:54.353Z","avatar_url":"https://github.com/harshalmittal4.png","language":"Verilog","funding_links":[],"categories":[],"sub_categories":[],"readme":"# RISC Processsor \n* Verilog implementation of a 24-bit RISC processor using a self developed ISA. \n\n## Datapath\n\n![alt text](https://github.com/harshalmittal4/24-bit-MIPS-Processor-Simulation/blob/master/images/Datapath.jpg)\n\n\n## Instruction Set Architecture (ISA)\n\n![alt text](https://github.com/harshalmittal4/24-bit-MIPS-Processor-Simulation/blob/master/images/ISA.JPG)\n\n\n## Test Runs\n\n\u003cpre\u003e\n1) LW   r0  r1  00000001                    //load word in memory location 1+$(r0) in r1 \n   ADD  r0  r1  r2                          //add  $(r0) and $(r1) and store result in r2\n   JUMP  0000000000000011                   //  jump to location 11\u003c\u003c2  i.e  1100 \n \u003c/pre\u003e\n![alt text](https://github.com/harshalmittal4/24-bit-MIPS-Processor-Simulation/blob/master/images/testw1.png)\n\n\u003cpre\u003e\n2)BEQ 101100 00100 00110 00000011\n\u003c/pre\u003e\n![alt text](https://github.com/harshalmittal4/24-bit-MIPS-Processor-Simulation/blob/master/images/testw2.png)\n\n\n\n\n\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fharshalmittal4%2F24-bit-risc-processor","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fharshalmittal4%2F24-bit-risc-processor","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fharshalmittal4%2F24-bit-risc-processor/lists"}