{"id":24864287,"url":"https://github.com/i3abghany/rx32","last_synced_at":"2026-04-26T08:37:07.611Z","repository":{"id":119012052,"uuid":"261271454","full_name":"i3abghany/Rx32","owner":"i3abghany","description":"Fine-grained multithreaded, software-interlocked core in RISC SystemVerilog.","archived":false,"fork":false,"pushed_at":"2025-06-04T17:25:19.000Z","size":545,"stargazers_count":0,"open_issues_count":0,"forks_count":0,"subscribers_count":1,"default_branch":"master","last_synced_at":"2025-06-04T22:41:39.838Z","etag":null,"topics":["assembler","fpga","microarchitecture","pipeline","system-verilog"],"latest_commit_sha":null,"homepage":"","language":"C","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":null,"status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/i3abghany.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":null,"code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null,"zenodo":null}},"created_at":"2020-05-04T19:02:45.000Z","updated_at":"2025-06-04T17:25:22.000Z","dependencies_parsed_at":null,"dependency_job_id":"0fecfca1-a04c-4a47-896c-ba7337b74959","html_url":"https://github.com/i3abghany/Rx32","commit_stats":null,"previous_names":["i3abghany/rx32"],"tags_count":0,"template":false,"template_full_name":null,"purl":"pkg:github/i3abghany/Rx32","repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/i3abghany%2FRx32","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/i3abghany%2FRx32/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/i3abghany%2FRx32/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/i3abghany%2FRx32/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/i3abghany","download_url":"https://codeload.github.com/i3abghany/Rx32/tar.gz/refs/heads/master","sbom_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/i3abghany%2FRx32/sbom","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":259370528,"owners_count":22847321,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["assembler","fpga","microarchitecture","pipeline","system-verilog"],"created_at":"2025-01-31T23:51:35.676Z","updated_at":"2026-04-26T08:37:07.557Z","avatar_url":"https://github.com/i3abghany.png","language":"C","funding_links":[],"categories":[],"sub_categories":[],"readme":"# Rx32-FGMT\n\nA fine-grained multithreaded, five-stage pipelined microarchitecture\nimplementation. It deals with hazards by filling the pipeline with instructions\nfrom 5 separate programs.\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fi3abghany%2Frx32","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fi3abghany%2Frx32","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fi3abghany%2Frx32/lists"}