{"id":25216630,"url":"https://github.com/isaaczhang4/mips-cpu","last_synced_at":"2026-01-30T05:37:45.849Z","repository":{"id":275347348,"uuid":"925821020","full_name":"IsaacZhang4/MIPS-CPU","owner":"IsaacZhang4","description":"Verilog Implementation of a Pipelined MIPS Single Cycle CPU","archived":false,"fork":false,"pushed_at":"2025-02-01T20:38:43.000Z","size":12,"stargazers_count":0,"open_issues_count":0,"forks_count":0,"subscribers_count":1,"default_branch":"main","last_synced_at":"2025-02-10T19:39:16.969Z","etag":null,"topics":["cpu-simulator","hardware","hardware-simulation","mips-architecture","verilog"],"latest_commit_sha":null,"homepage":"","language":"Verilog","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"mit","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/IsaacZhang4.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":"LICENSE","code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null}},"created_at":"2025-02-01T20:33:35.000Z","updated_at":"2025-02-01T20:39:22.000Z","dependencies_parsed_at":"2025-02-01T21:30:51.213Z","dependency_job_id":"166e6ae1-85e6-4dae-a962-f19b9a9c14d5","html_url":"https://github.com/IsaacZhang4/MIPS-CPU","commit_stats":null,"previous_names":["isaaczhang4/mips-cpu"],"tags_count":0,"template":false,"template_full_name":null,"repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/IsaacZhang4%2FMIPS-CPU","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/IsaacZhang4%2FMIPS-CPU/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/IsaacZhang4%2FMIPS-CPU/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/IsaacZhang4%2FMIPS-CPU/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/IsaacZhang4","download_url":"https://codeload.github.com/IsaacZhang4/MIPS-CPU/tar.gz/refs/heads/main","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":247312061,"owners_count":20918344,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["cpu-simulator","hardware","hardware-simulation","mips-architecture","verilog"],"created_at":"2025-02-10T19:31:02.605Z","updated_at":"2026-01-30T05:37:45.760Z","avatar_url":"https://github.com/IsaacZhang4.png","language":"Verilog","funding_links":[],"categories":[],"sub_categories":[],"readme":"# MIPS-CPU\nVerilog Implementation of a Pipelined MIPS Single Cycle CPU\nIncludes data forwarding feature which heavily optimizes the basic MIPS CPU\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fisaaczhang4%2Fmips-cpu","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fisaaczhang4%2Fmips-cpu","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fisaaczhang4%2Fmips-cpu/lists"}