{"id":20711294,"url":"https://github.com/itsuren/computerarchitecture","last_synced_at":"2026-03-08T09:31:42.323Z","repository":{"id":257816910,"uuid":"790550018","full_name":"ITSUREN/ComputerArchitecture","owner":"ITSUREN","description":" 🏛️ [RUSHED🏃‍♀️]  A study on VHDL: VHSIC (Very High Speed Integrated Circuit) Hardware Description Language for Academics.","archived":false,"fork":false,"pushed_at":"2024-06-14T15:17:31.000Z","size":724,"stargazers_count":0,"open_issues_count":0,"forks_count":0,"subscribers_count":1,"default_branch":"main","last_synced_at":"2025-01-17T21:10:08.085Z","etag":null,"topics":["vhdl-code","vhdl-coursework"],"latest_commit_sha":null,"homepage":"","language":"VHDL","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"mit","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/ITSUREN.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":"LICENSE","code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null}},"created_at":"2024-04-23T04:51:56.000Z","updated_at":"2024-07-05T15:11:07.000Z","dependencies_parsed_at":"2024-10-09T18:03:48.471Z","dependency_job_id":"83fbb4a4-2494-4df8-b732-280370fc7dda","html_url":"https://github.com/ITSUREN/ComputerArchitecture","commit_stats":null,"previous_names":["itsuren/computerarchitecture"],"tags_count":0,"template":false,"template_full_name":null,"repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/ITSUREN%2FComputerArchitecture","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/ITSUREN%2FComputerArchitecture/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/ITSUREN%2FComputerArchitecture/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/ITSUREN%2FComputerArchitecture/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/ITSUREN","download_url":"https://codeload.github.com/ITSUREN/ComputerArchitecture/tar.gz/refs/heads/main","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":242981931,"owners_count":20216503,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["vhdl-code","vhdl-coursework"],"created_at":"2024-11-17T02:14:47.388Z","updated_at":"2025-12-08T09:06:35.971Z","avatar_url":"https://github.com/ITSUREN.png","language":"VHDL","funding_links":[],"categories":[],"sub_categories":[],"readme":"\u003ch3 align=\"center\"\u003e\n\t\u003cimg src=\"./NOTES/Resources/icon.png\" width=\"200\" alt=\"Logo\"/\u003e\u003cbr/\u003e\n\t\u003cimg src=\"https://github.com/ITSURENXD/Graphics/blob/665f09b8935a199ffd4c71cd62a58b1d14e726ec/NOTES/Resources/transparent.png\" height=\"30\" width=\"0px\"/\u003e\n\tComputer Architecture\n\t\u003cimg src=\"https://github.com/ITSURENXD/Graphics/blob/665f09b8935a199ffd4c71cd62a58b1d14e726ec/NOTES/Resources/transparent.png\" height=\"30\" width=\"0px\"/\u003e\n\u003c/h3\u003e \n\u003cp align=\"center\"\u003e\n\t\u003ca href=\"https://github.com/ITSUREN/get_closest/releases/latest\"\u003e\n\t\t\u003cimg alt=\"Releases\" src=\"https://img.shields.io/github/v/release/ITSUREN/ComputerArchitecture?style=for-the-badge\u0026logo=github\u0026color=F2CDCD\u0026logoColor=D9E0EE\u0026labelColor=302D41\"/\u003e\u003c/a\u003e\n\t\u003ca href=\"https://github.com/ITSUREN/get_closest/issues\"\u003e\n\t\t\u003cimg alt=\"Issues\" src=\"https://img.shields.io/github/issues/ITSUREN/ComputerArchitecture?style=for-the-badge\u0026logo=gitbook\u0026color=B5E8E0\u0026logoColor=D9E0EE\u0026labelColor=302D41\"\u003e\u003c/a\u003e\n\u003c/p\u003e\n\u0026nbsp;\n\u003cp align=\"center\"\u003eA study on VHDL: VHSIC (Very High Speed Integrated Circuit) Hardware Description Language for classroom material.\u003c/p\u003e\n\n\u0026nbsp;\n### ❤️ Contributors\n\nThanks for making this project possible:\n\n| \u003cimg alt=\"Issues\" src=\"https://avatars.githubusercontent.com/u/42739895?v=4\" width=\"25\" height=\"25\"\u003e | \u003ca href=\"https://github.com/ITSUREN\"\u003eSaugat Tamang\u003c/a\u003e |\n|----------------|----------------|\n\n\u0026nbsp;\n### 📜 License\n\nGet Closest is released under the [MIT license](./LICENSE), which grants the following permissions:\n\n- Commercial use\n- Distribution\n- Modification\n- Private use\n\n\u0026nbsp;\n\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fitsuren%2Fcomputerarchitecture","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fitsuren%2Fcomputerarchitecture","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fitsuren%2Fcomputerarchitecture/lists"}