{"id":16168040,"url":"https://github.com/jasonbrave/microsoc","last_synced_at":"2026-01-27T08:33:17.506Z","repository":{"id":160621185,"uuid":"631741388","full_name":"JasonBrave/MicroSoC","owner":"JasonBrave","description":"RISC-V SoC","archived":false,"fork":false,"pushed_at":"2023-09-04T21:37:59.000Z","size":38,"stargazers_count":1,"open_issues_count":0,"forks_count":0,"subscribers_count":1,"default_branch":"main","last_synced_at":"2025-06-04T07:24:14.619Z","etag":null,"topics":["microcontroller","risc-v","riscv","soc","system-on-chip","systemverilog","uart","verilog"],"latest_commit_sha":null,"homepage":"","language":"SystemVerilog","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":null,"status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/JasonBrave.png","metadata":{"files":{"readme":null,"changelog":null,"contributing":null,"funding":null,"license":null,"code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null}},"created_at":"2023-04-24T00:29:19.000Z","updated_at":"2024-02-11T04:04:54.000Z","dependencies_parsed_at":null,"dependency_job_id":"f55be0cb-c389-4a42-ba77-1f16205716a1","html_url":"https://github.com/JasonBrave/MicroSoC","commit_stats":null,"previous_names":[],"tags_count":0,"template":false,"template_full_name":null,"purl":"pkg:github/JasonBrave/MicroSoC","repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/JasonBrave%2FMicroSoC","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/JasonBrave%2FMicroSoC/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/JasonBrave%2FMicroSoC/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/JasonBrave%2FMicroSoC/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/JasonBrave","download_url":"https://codeload.github.com/JasonBrave/MicroSoC/tar.gz/refs/heads/main","sbom_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/JasonBrave%2FMicroSoC/sbom","scorecard":null,"host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":286080680,"owners_count":28809620,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2026-01-27T07:41:26.337Z","status":"ssl_error","status_checked_at":"2026-01-27T07:41:08.776Z","response_time":168,"last_error":"SSL_connect returned=1 errno=0 peeraddr=140.82.121.6:443 state=error: unexpected eof while reading","robots_txt_status":"success","robots_txt_updated_at":"2025-07-24T06:49:26.215Z","robots_txt_url":"https://github.com/robots.txt","online":false,"can_crawl_api":true,"host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["microcontroller","risc-v","riscv","soc","system-on-chip","systemverilog","uart","verilog"],"created_at":"2024-10-10T03:10:13.305Z","updated_at":"2026-01-27T08:33:17.498Z","avatar_url":"https://github.com/JasonBrave.png","language":"SystemVerilog","funding_links":[],"categories":[],"sub_categories":[],"readme":null,"project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fjasonbrave%2Fmicrosoc","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fjasonbrave%2Fmicrosoc","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fjasonbrave%2Fmicrosoc/lists"}