{"id":26932746,"url":"https://github.com/jdibenes/fpga_modules","last_synced_at":"2026-03-05T19:09:57.358Z","repository":{"id":172902197,"uuid":"278171346","full_name":"jdibenes/fpga_modules","owner":"jdibenes","description":"Collection of FPGA modules for video capture and processing.","archived":false,"fork":false,"pushed_at":"2023-02-03T23:46:01.000Z","size":101,"stargazers_count":4,"open_issues_count":0,"forks_count":0,"subscribers_count":1,"default_branch":"master","last_synced_at":"2025-06-15T08:06:52.753Z","etag":null,"topics":["fpga","matlab","tcl","ultrascale-plus","vhdl","video-processing","vivado","zcu102"],"latest_commit_sha":null,"homepage":"","language":"Tcl","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"mit","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/jdibenes.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":"LICENSE","code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null}},"created_at":"2020-07-08T18:59:46.000Z","updated_at":"2024-10-06T14:30:57.000Z","dependencies_parsed_at":null,"dependency_job_id":"cf769937-f31b-48cf-8dd3-702d69c70dd8","html_url":"https://github.com/jdibenes/fpga_modules","commit_stats":null,"previous_names":["jdibenes/fpga_modules"],"tags_count":0,"template":false,"template_full_name":null,"purl":"pkg:github/jdibenes/fpga_modules","repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/jdibenes%2Ffpga_modules","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/jdibenes%2Ffpga_modules/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/jdibenes%2Ffpga_modules/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/jdibenes%2Ffpga_modules/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/jdibenes","download_url":"https://codeload.github.com/jdibenes/fpga_modules/tar.gz/refs/heads/master","sbom_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/jdibenes%2Ffpga_modules/sbom","scorecard":null,"host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":286080680,"owners_count":30144705,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2026-03-05T16:58:46.102Z","status":"ssl_error","status_checked_at":"2026-03-05T16:58:45.706Z","response_time":93,"last_error":"SSL_read: unexpected eof while reading","robots_txt_status":"success","robots_txt_updated_at":"2025-07-24T06:49:26.215Z","robots_txt_url":"https://github.com/robots.txt","online":false,"can_crawl_api":true,"host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["fpga","matlab","tcl","ultrascale-plus","vhdl","video-processing","vivado","zcu102"],"created_at":"2025-04-02T08:28:03.020Z","updated_at":"2026-03-05T19:09:57.339Z","avatar_url":"https://github.com/jdibenes.png","language":"Tcl","funding_links":[],"categories":[],"sub_categories":[],"readme":"# FPGA Modules\n\nThis is a collection of FPGA designs for video capture and processing. All modules have been tested on a ZCU102 Evaluation Board with two IMX274 (LI-IMX274MIPI-FMC) cameras. All tcl scripts contain block diagrams for Vivado 2017.4. To build the block diagrams, create a new project in Vivado (File-\u003eNew Project...) then, after the project has been created, select Tools-\u003eRun Tcl Script and select the tcl script. For an example of a module integrating AXI-Stream, AXI, and AXI-Lite interfaces see l2dma.\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fjdibenes%2Ffpga_modules","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fjdibenes%2Ffpga_modules","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fjdibenes%2Ffpga_modules/lists"}