{"id":20131209,"url":"https://github.com/jeanthom/gram","last_synced_at":"2025-07-19T03:03:41.975Z","repository":{"id":119694807,"uuid":"269170327","full_name":"jeanthom/gram","owner":"jeanthom","description":"DDR3 controller for nMigen (WIP)","archived":false,"fork":false,"pushed_at":"2023-12-25T10:25:29.000Z","size":532,"stargazers_count":14,"open_issues_count":12,"forks_count":1,"subscribers_count":5,"default_branch":"master","last_synced_at":"2025-04-09T16:51:18.106Z","etag":null,"topics":["ddr3","ecp5","fpga","nmigen","ram","trellis"],"latest_commit_sha":null,"homepage":"","language":"Python","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"other","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/jeanthom.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":"LICENSE","code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null}},"created_at":"2020-06-03T18:57:48.000Z","updated_at":"2024-08-30T23:09:24.000Z","dependencies_parsed_at":null,"dependency_job_id":"e69eccde-3249-4b14-ad35-a3a83b05d190","html_url":"https://github.com/jeanthom/gram","commit_stats":null,"previous_names":[],"tags_count":0,"template":false,"template_full_name":null,"purl":"pkg:github/jeanthom/gram","repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/jeanthom%2Fgram","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/jeanthom%2Fgram/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/jeanthom%2Fgram/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/jeanthom%2Fgram/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/jeanthom","download_url":"https://codeload.github.com/jeanthom/gram/tar.gz/refs/heads/master","sbom_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/jeanthom%2Fgram/sbom","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":265878815,"owners_count":23843021,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["ddr3","ecp5","fpga","nmigen","ram","trellis"],"created_at":"2024-11-13T20:46:15.068Z","updated_at":"2025-07-19T03:03:41.963Z","avatar_url":"https://github.com/jeanthom.png","language":"Python","funding_links":[],"categories":[],"sub_categories":[],"readme":"# gram\n\n[![builds.sr.ht status](https://builds.sr.ht/~macbook/gram.svg)](https://builds.sr.ht/~macbook/gram?)\n\ngram is an nMigen+LambdaSoC port of the [LiteDRAM](https://github.com/enjoy-digital/litedram) core by [enjoy-digital](http://www.enjoy-digital.fr/). It currently only targets ECP5+DDR3.\n\ngram is a [LambdaConcept](https://lambdaconcept.com) project.\n\n## Requirements\n\nnMigen + nMigen-SoC + LambdaSoC\n\ngram requires nMigen \u003e= 0.3.\n\n## License\n\n2-clause BSD.\n\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fjeanthom%2Fgram","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fjeanthom%2Fgram","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fjeanthom%2Fgram/lists"}