{"id":13649141,"url":"https://github.com/jiegec/fpnew-wrapper","last_synced_at":"2026-01-08T20:47:38.446Z","repository":{"id":68569724,"uuid":"253476244","full_name":"jiegec/fpnew-wrapper","owner":"jiegec","description":"A chisel3 wrapper for pulp-platform/fpnew","archived":false,"fork":false,"pushed_at":"2020-04-10T15:26:58.000Z","size":85,"stargazers_count":8,"open_issues_count":0,"forks_count":0,"subscribers_count":3,"default_branch":"master","last_synced_at":"2025-02-07T09:45:41.642Z","etag":null,"topics":["chisel3","fpu","hardware-libraries"],"latest_commit_sha":null,"homepage":"","language":"SystemVerilog","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"mit","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/jiegec.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":"LICENSE","code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null}},"created_at":"2020-04-06T11:23:48.000Z","updated_at":"2024-01-20T14:21:54.000Z","dependencies_parsed_at":null,"dependency_job_id":"7e4ffcb5-dc71-4ec4-834e-38647c32633f","html_url":"https://github.com/jiegec/fpnew-wrapper","commit_stats":null,"previous_names":[],"tags_count":0,"template":false,"template_full_name":null,"repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/jiegec%2Ffpnew-wrapper","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/jiegec%2Ffpnew-wrapper/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/jiegec%2Ffpnew-wrapper/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/jiegec%2Ffpnew-wrapper/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/jiegec","download_url":"https://codeload.github.com/jiegec/fpnew-wrapper/tar.gz/refs/heads/master","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":246662723,"owners_count":20813779,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["chisel3","fpu","hardware-libraries"],"created_at":"2024-08-02T01:04:48.177Z","updated_at":"2026-01-08T20:47:38.403Z","avatar_url":"https://github.com/jiegec.png","language":"SystemVerilog","readme":"# FPnew Wrapper\n\nA chisel3 wrapper for [pulp-platform/fpnew](https://github.com/pulp-platform/fpnew). Use the same method how ucb-bar/ariane-wrapper wraps Ariane.\n\nThis project uses verilator to preprocess fpnew sources to get rid of compiler derivatives to create a self contained verilog file.\n\n## Installation\n\nYou can either:\n\n1. Add this project to subdirectory and update your `build.sbt`.\n2. Run `sbt publishLocal` and use `\"jia.je\" %% \"fpnew\" % \"1.0-SNAPSHOT\"` in libraryDependencies.\n\n## Caveats\n\n1. When pipelineStages is configured other than zero and verilator is used for simulation, `-Wno-BLKANDNBLK` must be passed to verilator. See `src/test/scala/fpnew/FPNewTest.scala` for usage with chisel-iotesters.\n\n## License\n\nSee `LICENSE`. This project wraps code from [pulp-platform/fpnew](https://github.com/pulp-platform/fpnew) which is licensed under SolderPad Hardware License.\n","funding_links":[],"categories":["SystemVerilog"],"sub_categories":[],"project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fjiegec%2Ffpnew-wrapper","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fjiegec%2Ffpnew-wrapper","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fjiegec%2Ffpnew-wrapper/lists"}