{"id":25753701,"url":"https://github.com/jn513/verilog-buses-implementations","last_synced_at":"2026-01-31T23:03:50.810Z","repository":{"id":276139984,"uuid":"928346276","full_name":"JN513/verilog-buses-implementations","owner":"JN513","description":"Popular bus implementations in Verilog HDL","archived":false,"fork":false,"pushed_at":"2025-02-06T20:14:07.000Z","size":10,"stargazers_count":2,"open_issues_count":0,"forks_count":0,"subscribers_count":1,"default_branch":"main","last_synced_at":"2025-06-10T22:39:38.472Z","etag":null,"topics":["ahb","apb","avalon","axi4","axi4-lite","axi4-stream","fpga","i2c","i2c-bus","spi","verilog","verilog-hdl"],"latest_commit_sha":null,"homepage":"","language":"Verilog","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"mit","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/JN513.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":"CONTRIBUTING.md","funding":".github/FUNDING.yml","license":"LICENSE","code_of_conduct":"CODE_OF_CONDUCT.md","threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":"SECURITY.md","support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null,"zenodo":null},"funding":{"github":["JN513"],"patreon":"JN513","open_collective":null,"ko_fi":null,"tidelift":null,"community_bridge":null,"liberapay":null,"issuehunt":null,"otechie":null,"lfx_crowdfunding":null,"custom":null}},"created_at":"2025-02-06T13:40:43.000Z","updated_at":"2025-04-16T02:41:08.000Z","dependencies_parsed_at":null,"dependency_job_id":"f678b9d5-07ee-4e37-b2a1-3f5618f919ae","html_url":"https://github.com/JN513/verilog-buses-implementations","commit_stats":null,"previous_names":["jn513/verilog-buses-implementations"],"tags_count":0,"template":false,"template_full_name":null,"purl":"pkg:github/JN513/verilog-buses-implementations","repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/JN513%2Fverilog-buses-implementations","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/JN513%2Fverilog-buses-implementations/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/JN513%2Fverilog-buses-implementations/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/JN513%2Fverilog-buses-implementations/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/JN513","download_url":"https://codeload.github.com/JN513/verilog-buses-implementations/tar.gz/refs/heads/main","sbom_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/JN513%2Fverilog-buses-implementations/sbom","scorecard":null,"host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":286080680,"owners_count":28959697,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2026-01-31T22:20:19.638Z","status":"ssl_error","status_checked_at":"2026-01-31T22:18:07.061Z","response_time":128,"last_error":"SSL_connect returned=1 errno=0 peeraddr=140.82.121.6:443 state=error: unexpected eof while reading","robots_txt_status":"success","robots_txt_updated_at":"2025-07-24T06:49:26.215Z","robots_txt_url":"https://github.com/robots.txt","online":false,"can_crawl_api":true,"host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["ahb","apb","avalon","axi4","axi4-lite","axi4-stream","fpga","i2c","i2c-bus","spi","verilog","verilog-hdl"],"created_at":"2025-02-26T15:19:31.846Z","updated_at":"2026-01-31T23:03:50.785Z","avatar_url":"https://github.com/JN513.png","language":"Verilog","funding_links":["https://github.com/sponsors/JN513","https://patreon.com/JN513"],"categories":[],"sub_categories":[],"readme":"# Verilog Buses Implementations\n\nPopular bus implementations in Verilog HDL.\n\n## Project Official Language\n\nThe official language adopted by the project is Brazilian Portuguese; therefore, most of the documentation and commits are in this language.\n\n## Contribution\n\nIf you'd like to contribute to the project, please feel free to do so. The [CONTRIBUTING.md](https://github.com/JN513/verilog-buses-implementations/blob/main/CONTRIBUTING.md) file contains the necessary instructions.\n\n## License\n\nThis project is licensed under the [CERN-OHL-P-2.0 license](https://github.com/JN513verilog-buses-implementations/blob/main/LICENSE), which grants full freedom for use.\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fjn513%2Fverilog-buses-implementations","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fjn513%2Fverilog-buses-implementations","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fjn513%2Fverilog-buses-implementations/lists"}