{"id":20103534,"url":"https://github.com/jofrfu/haw-v","last_synced_at":"2025-06-12T00:36:40.038Z","repository":{"id":123430597,"uuid":"144760870","full_name":"jofrfu/HAW-V","owner":"jofrfu","description":"Fork of a RISC-V compliant CPU, which originated in a project at the HAW Hamburg","archived":false,"fork":false,"pushed_at":"2019-03-06T23:08:40.000Z","size":33430,"stargazers_count":5,"open_issues_count":0,"forks_count":3,"subscribers_count":0,"default_branch":"master","last_synced_at":"2025-04-09T10:33:48.277Z","etag":null,"topics":["assembly","c","fpga","linux","risc-processor","risc-v","vhdl","vivado","xilinx-fpga"],"latest_commit_sha":null,"homepage":"","language":"VHDL","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":null,"status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/jofrfu.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":null,"code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null}},"created_at":"2018-08-14T18:59:24.000Z","updated_at":"2024-08-20T23:17:51.000Z","dependencies_parsed_at":null,"dependency_job_id":"ee159a07-a539-4bb9-a9db-087a33a99d6a","html_url":"https://github.com/jofrfu/HAW-V","commit_stats":null,"previous_names":[],"tags_count":0,"template":false,"template_full_name":null,"repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/jofrfu%2FHAW-V","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/jofrfu%2FHAW-V/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/jofrfu%2FHAW-V/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/jofrfu%2FHAW-V/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/jofrfu","download_url":"https://codeload.github.com/jofrfu/HAW-V/tar.gz/refs/heads/master","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":252648582,"owners_count":21782409,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["assembly","c","fpga","linux","risc-processor","risc-v","vhdl","vivado","xilinx-fpga"],"created_at":"2024-11-13T17:36:48.119Z","updated_at":"2025-06-12T00:36:40.029Z","avatar_url":"https://github.com/jofrfu.png","language":"VHDL","funding_links":[],"categories":[],"sub_categories":[],"readme":"# HAW-V\r\nThis is a fork of a project at the HAW Hamburg. It includes a RISC-V compliant processor written in VHDL.\r\nIt's compact size allows it to be used in a variety of use cases from low power to high speed requirements.\r\nIn the scope of this project, only the RV32I instruction set was implemented.\r\n\r\nDocumentation can be found in /doc with a quick start guide for the Zedboard with Xilinx Zynq SoC (/doc/design_documentation/Instruction_Usage.pdf).\r\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fjofrfu%2Fhaw-v","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fjofrfu%2Fhaw-v","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fjofrfu%2Fhaw-v/lists"}