{"id":19318416,"url":"https://github.com/josedavidss/tdd.coffeemachine-prototype","last_synced_at":"2026-03-01T15:35:09.810Z","repository":{"id":68686620,"uuid":"488844285","full_name":"JoseDavidSS/TDD.CoffeeMachine-Prototype","owner":"JoseDavidSS","description":"Cuarto laboratorio del curso de Taller de Diseño Digital. La idea es generar un código compilable para una FPGA con la que se pueda simular el funcionamiento de máquina de café utilizando el lenguaje de programación SystemVerilog.","archived":false,"fork":false,"pushed_at":"2022-05-05T05:41:13.000Z","size":448,"stargazers_count":1,"open_issues_count":0,"forks_count":0,"subscribers_count":2,"default_branch":"main","last_synced_at":"2025-02-24T05:10:03.688Z","etag":null,"topics":["coffee-machine","digital-design","intel","quartus-prime","system-verilog"],"latest_commit_sha":null,"homepage":"","language":"SystemVerilog","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"gpl-3.0","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/JoseDavidSS.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":"LICENSE","code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null}},"created_at":"2022-05-05T05:34:32.000Z","updated_at":"2022-05-11T05:57:00.000Z","dependencies_parsed_at":"2023-04-06T11:22:18.758Z","dependency_job_id":null,"html_url":"https://github.com/JoseDavidSS/TDD.CoffeeMachine-Prototype","commit_stats":null,"previous_names":[],"tags_count":0,"template":false,"template_full_name":null,"purl":"pkg:github/JoseDavidSS/TDD.CoffeeMachine-Prototype","repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/JoseDavidSS%2FTDD.CoffeeMachine-Prototype","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/JoseDavidSS%2FTDD.CoffeeMachine-Prototype/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/JoseDavidSS%2FTDD.CoffeeMachine-Prototype/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/JoseDavidSS%2FTDD.CoffeeMachine-Prototype/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/JoseDavidSS","download_url":"https://codeload.github.com/JoseDavidSS/TDD.CoffeeMachine-Prototype/tar.gz/refs/heads/main","sbom_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/JoseDavidSS%2FTDD.CoffeeMachine-Prototype/sbom","scorecard":null,"host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":286080680,"owners_count":29973329,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2026-03-01T15:29:09.406Z","status":"ssl_error","status_checked_at":"2026-03-01T15:28:28.558Z","response_time":124,"last_error":"SSL_connect returned=1 errno=0 peeraddr=140.82.121.5:443 state=error: unexpected eof while reading","robots_txt_status":"success","robots_txt_updated_at":"2025-07-24T06:49:26.215Z","robots_txt_url":"https://github.com/robots.txt","online":false,"can_crawl_api":true,"host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["coffee-machine","digital-design","intel","quartus-prime","system-verilog"],"created_at":"2024-11-10T01:18:33.358Z","updated_at":"2026-03-01T15:35:09.790Z","avatar_url":"https://github.com/JoseDavidSS.png","language":"SystemVerilog","funding_links":[],"categories":[],"sub_categories":[],"readme":"# TDD.CoffeeMachine-Prototype\nCuarto laboratorio del curso de Taller de Diseño Digital. La idea es generar un código compilable para una FPGA con la que se pueda simular el funcionamiento de máquina de café utilizando el lenguaje de programación SystemVerilog.\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fjosedavidss%2Ftdd.coffeemachine-prototype","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fjosedavidss%2Ftdd.coffeemachine-prototype","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fjosedavidss%2Ftdd.coffeemachine-prototype/lists"}