{"id":41141622,"url":"https://github.com/lazyoracle/vhdl-processor","last_synced_at":"2026-01-22T18:50:18.537Z","repository":{"id":98900107,"uuid":"114466738","full_name":"lazyoracle/vhdl-processor","owner":"lazyoracle","description":"An 8-bit processor in VHDL based on a simple instruction set","archived":false,"fork":false,"pushed_at":"2019-03-07T14:08:30.000Z","size":214,"stargazers_count":5,"open_issues_count":0,"forks_count":0,"subscribers_count":1,"default_branch":"master","last_synced_at":"2024-06-13T10:06:23.333Z","etag":null,"topics":["altera-fpga","digital-electronics","fpga","hardware-description-language","hardware-designs","hdl","processor","processor-architecture","processor-design","processor-simulator","verilog","vhdl","vivado","xilinx-fpga"],"latest_commit_sha":null,"homepage":null,"language":"VHDL","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":null,"status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/lazyoracle.png","metadata":{},"created_at":"2017-12-16T14:28:30.000Z","updated_at":"2023-11-09T01:47:07.000Z","dependencies_parsed_at":null,"dependency_job_id":"c833c491-8b3e-4764-9018-a67892872141","html_url":"https://github.com/lazyoracle/vhdl-processor","commit_stats":null,"previous_names":[],"tags_count":0,"template":false,"template_full_name":null,"purl":"pkg:github/lazyoracle/vhdl-processor","repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/lazyoracle%2Fvhdl-processor","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/lazyoracle%2Fvhdl-processor/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/lazyoracle%2Fvhdl-processor/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/lazyoracle%2Fvhdl-processor/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/lazyoracle","download_url":"https://codeload.github.com/lazyoracle/vhdl-processor/tar.gz/refs/heads/master","sbom_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/lazyoracle%2Fvhdl-processor/sbom","scorecard":null,"host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":286080680,"owners_count":28668509,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2026-01-22T17:07:18.858Z","status":"ssl_error","status_checked_at":"2026-01-22T17:05:02.040Z","response_time":144,"last_error":"SSL_connect returned=1 errno=0 peeraddr=140.82.121.6:443 state=error: unexpected eof while reading","robots_txt_status":"success","robots_txt_updated_at":"2025-07-24T06:49:26.215Z","robots_txt_url":"https://github.com/robots.txt","online":false,"can_crawl_api":true,"host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["altera-fpga","digital-electronics","fpga","hardware-description-language","hardware-designs","hdl","processor","processor-architecture","processor-design","processor-simulator","verilog","vhdl","vivado","xilinx-fpga"],"created_at":"2026-01-22T18:50:17.768Z","updated_at":"2026-01-22T18:50:18.519Z","avatar_url":"https://github.com/lazyoracle.png","language":"VHDL","funding_links":[],"categories":[],"sub_categories":[],"readme":null,"project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Flazyoracle%2Fvhdl-processor","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Flazyoracle%2Fvhdl-processor","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Flazyoracle%2Fvhdl-processor/lists"}