{"id":16779721,"url":"https://github.com/lc044/cpu","last_synced_at":"2026-01-03T05:43:28.401Z","repository":{"id":171577634,"uuid":"648116316","full_name":"LC044/CPU","owner":"LC044","description":"五级流水线CPU设计","archived":false,"fork":false,"pushed_at":"2023-06-02T05:36:53.000Z","size":505,"stargazers_count":10,"open_issues_count":0,"forks_count":0,"subscribers_count":2,"default_branch":"master","last_synced_at":"2025-01-23T06:28:29.912Z","etag":null,"topics":["cpu","verilog"],"latest_commit_sha":null,"homepage":"","language":"Verilog","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"gpl-3.0","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/LC044.png","metadata":{"files":{"readme":"readme.md","changelog":null,"contributing":null,"funding":null,"license":"LICENSE","code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null}},"created_at":"2023-06-01T08:41:48.000Z","updated_at":"2024-04-16T12:13:59.000Z","dependencies_parsed_at":null,"dependency_job_id":"ca065db7-61e4-4981-b121-2ffe2012d2b9","html_url":"https://github.com/LC044/CPU","commit_stats":null,"previous_names":["lc044/cpu"],"tags_count":0,"template":false,"template_full_name":null,"repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/LC044%2FCPU","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/LC044%2FCPU/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/LC044%2FCPU/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/LC044%2FCPU/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/LC044","download_url":"https://codeload.github.com/LC044/CPU/tar.gz/refs/heads/master","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":243924024,"owners_count":20369639,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["cpu","verilog"],"created_at":"2024-10-13T07:31:58.973Z","updated_at":"2026-01-03T05:43:28.376Z","avatar_url":"https://github.com/LC044.png","language":"Verilog","funding_links":[],"categories":[],"sub_categories":[],"readme":"# 西北工业大学计算机组成与系统结构实验课\n\n开源代码: \u003chttps://github.com/LC044/CPU\u003e\n有用的话欢迎点个小星星★\n\n# 单周期指令CPU\n\n[单周期CPU设计](./s_cycle_cpu/)\n\n支持R型指令的单周期CPU\n\n- 32位MIPS R型指令\n- 支持addu，subu，add，and，or，slt指令\n\n实现基本模块\n\n- pc模块（程序计数器）\n- im模块（指令存储器）\n- gpr模块（通用寄存器）\n- alu模块（算术逻辑单元)\n\n连接基本模块，实现能够执行addu指令的单周期CPU。\n\n数据通路\n\n![数据通路](/images/image1.png)\n\n# 五级流水线CPU \n\n[五级流水线CPU设计](./pipeline/)\n\n流水线图\n\n![流水线示意图](images/image-20230601164702005.png)\n\n数据通路\n\n![数据通路](images/image-20230601164731004.png)\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Flc044%2Fcpu","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Flc044%2Fcpu","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Flc044%2Fcpu/lists"}