{"id":13958930,"url":"https://github.com/ljlin/MIPS48PipelineCPU","last_synced_at":"2025-07-21T00:32:41.465Z","repository":{"id":34706371,"uuid":"38682463","full_name":"ljlin/MIPS48PipelineCPU","owner":"ljlin","description":"5 stage pipelined MIPS-32 processor","archived":false,"fork":false,"pushed_at":"2020-04-20T08:20:59.000Z","size":1871,"stargazers_count":57,"open_issues_count":0,"forks_count":11,"subscribers_count":4,"default_branch":"master","last_synced_at":"2024-11-28T02:35:41.267Z","etag":null,"topics":["architecture","cpu","mips","mips-architecture","verilog"],"latest_commit_sha":null,"homepage":"","language":"Verilog","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":null,"status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/ljlin.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":null,"code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null}},"created_at":"2015-07-07T11:06:33.000Z","updated_at":"2024-10-21T17:13:08.000Z","dependencies_parsed_at":"2022-09-14T18:22:38.496Z","dependency_job_id":null,"html_url":"https://github.com/ljlin/MIPS48PipelineCPU","commit_stats":null,"previous_names":[],"tags_count":0,"template":false,"template_full_name":null,"purl":"pkg:github/ljlin/MIPS48PipelineCPU","repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/ljlin%2FMIPS48PipelineCPU","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/ljlin%2FMIPS48PipelineCPU/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/ljlin%2FMIPS48PipelineCPU/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/ljlin%2FMIPS48PipelineCPU/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/ljlin","download_url":"https://codeload.github.com/ljlin/MIPS48PipelineCPU/tar.gz/refs/heads/master","sbom_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/ljlin%2FMIPS48PipelineCPU/sbom","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":266221324,"owners_count":23894966,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["architecture","cpu","mips","mips-architecture","verilog"],"created_at":"2024-08-08T13:02:07.093Z","updated_at":"2025-07-21T00:32:36.451Z","avatar_url":"https://github.com/ljlin.png","language":"Verilog","funding_links":[],"categories":["CPU RISC-V"],"sub_categories":["网络服务_其他"],"readme":null,"project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fljlin%2FMIPS48PipelineCPU","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fljlin%2FMIPS48PipelineCPU","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fljlin%2FMIPS48PipelineCPU/lists"}