{"id":13995913,"url":"https://github.com/lowRISC/lowrisc-nexys4","last_synced_at":"2025-07-22T22:33:00.223Z","repository":{"id":83382161,"uuid":"46871067","full_name":"lowRISC/lowrisc-nexys4","owner":"lowRISC","description":"FPGA demo for Digilent NEXYS 4 board","archived":false,"fork":false,"pushed_at":"2019-10-02T12:51:31.000Z","size":2059,"stargazers_count":22,"open_issues_count":4,"forks_count":15,"subscribers_count":10,"default_branch":"master","last_synced_at":"2024-11-19T05:59:31.382Z","etag":null,"topics":[],"latest_commit_sha":null,"homepage":null,"language":"Tcl","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"other","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/lowRISC.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":"LICENSE","code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null}},"created_at":"2015-11-25T15:47:25.000Z","updated_at":"2022-11-29T09:11:21.000Z","dependencies_parsed_at":"2023-03-05T07:45:35.598Z","dependency_job_id":null,"html_url":"https://github.com/lowRISC/lowrisc-nexys4","commit_stats":null,"previous_names":[],"tags_count":0,"template":false,"template_full_name":null,"repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/lowRISC%2Flowrisc-nexys4","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/lowRISC%2Flowrisc-nexys4/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/lowRISC%2Flowrisc-nexys4/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/lowRISC%2Flowrisc-nexys4/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/lowRISC","download_url":"https://codeload.github.com/lowRISC/lowrisc-nexys4/tar.gz/refs/heads/master","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":227190487,"owners_count":17745272,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":[],"created_at":"2024-08-09T14:03:39.435Z","updated_at":"2024-11-29T18:31:19.425Z","avatar_url":"https://github.com/lowRISC.png","language":"Tcl","readme":"lowRISC Digilent NEXYS4-DDR Board Developement Demo\n========================================================\n\n(Not a stand-alone git repo. Please clone https://github.com/lowrisc/lowrisc-chip.git to have this as a submodule of \u003clowrisc-chip\u003e/fpga/board/nexys4)\n\nRequirement:\n\n  **Vivado 2015.4** and **lowRISC develope environment**\n\nHow to run the demo:\n--------------------------------------------------------\n\n* Generate bit-stream for downloading\n\n        make bitstream\n\n* Run FPGA simulation (extremely slow due to the DDR3 memory controller)\n\n        make simulation\n\n* Open the Vivado GUI\n\n        make vivado\n\nOther Make targets\n--------------------------------------------------------\n\n* Generate the FPGA backend Verilog files\n\n        make verilog\n\n* Generate the Vivado project\n\n        make project\n\n* Find out the boot BRAMs' name and position (for updating src/boot.bmm)\n\n        make search-ramb\n\n* Replace the content of boot BRAM with a new src/boot.mem (must update src/boot.bmm first)\n\n        make bit-update\n","funding_links":[],"categories":["Tcl"],"sub_categories":[],"project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2FlowRISC%2Flowrisc-nexys4","html_url":"https://awesome.ecosyste.ms/projects/github.com%2FlowRISC%2Flowrisc-nexys4","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2FlowRISC%2Flowrisc-nexys4/lists"}