{"id":20981998,"url":"https://github.com/lowrisc/lowrisc-vcu108","last_synced_at":"2026-04-09T05:31:08.048Z","repository":{"id":83382218,"uuid":"117268056","full_name":"lowRISC/lowrisc-vcu108","owner":"lowRISC","description":null,"archived":false,"fork":false,"pushed_at":"2018-01-16T13:40:14.000Z","size":92,"stargazers_count":3,"open_issues_count":0,"forks_count":1,"subscribers_count":6,"default_branch":"master","last_synced_at":"2025-12-31T23:55:28.252Z","etag":null,"topics":[],"latest_commit_sha":null,"homepage":null,"language":"SystemVerilog","has_issues":false,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"other","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/lowRISC.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":"LICENSE","code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null}},"created_at":"2018-01-12T17:14:24.000Z","updated_at":"2025-06-08T04:12:17.000Z","dependencies_parsed_at":"2023-03-05T07:45:34.419Z","dependency_job_id":null,"html_url":"https://github.com/lowRISC/lowrisc-vcu108","commit_stats":null,"previous_names":[],"tags_count":0,"template":false,"template_full_name":null,"purl":"pkg:github/lowRISC/lowrisc-vcu108","repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/lowRISC%2Flowrisc-vcu108","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/lowRISC%2Flowrisc-vcu108/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/lowRISC%2Flowrisc-vcu108/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/lowRISC%2Flowrisc-vcu108/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/lowRISC","download_url":"https://codeload.github.com/lowRISC/lowrisc-vcu108/tar.gz/refs/heads/master","sbom_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/lowRISC%2Flowrisc-vcu108/sbom","scorecard":null,"host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":286080680,"owners_count":31587754,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2026-04-08T14:31:17.711Z","status":"online","status_checked_at":"2026-04-09T02:00:06.848Z","response_time":112,"last_error":null,"robots_txt_status":"success","robots_txt_updated_at":"2025-07-24T06:49:26.215Z","robots_txt_url":"https://github.com/robots.txt","online":true,"can_crawl_api":true,"host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":[],"created_at":"2024-11-19T05:42:11.162Z","updated_at":"2026-04-09T05:31:08.025Z","avatar_url":"https://github.com/lowRISC.png","language":"SystemVerilog","funding_links":[],"categories":[],"sub_categories":[],"readme":"lowRISC Digilent NEXYS4-DDR Board Developement Demo\n========================================================\n\n(Not a stand-alone git repo. Please clone https://github.com/lowrisc/lowrisc-chip.git to have this as a submodule of \u003clowrisc-chip\u003e/fpga/board/nexys4)\n\nRequirement:\n\n  **Vivado 2015.4** and **lowRISC develope environment**\n\nHow to run the demo:\n--------------------------------------------------------\n\n* Generate bit-stream for downloading\n\n        make bitstream\n\n* Run FPGA simulation (extremely slow due to the DDR3 memory controller)\n\n        make simulation\n\n* Open the Vivado GUI\n\n        make vivado\n\nOther Make targets\n--------------------------------------------------------\n\n* Generate the FPGA backend Verilog files\n\n        make verilog\n\n* Generate the Vivado project\n\n        make project\n\n* Find out the boot BRAMs' name and position (for updating src/boot.bmm)\n\n        make search-ramb\n\n* Replace the content of boot BRAM with a new src/boot.mem (must update src/boot.bmm first)\n\n        make bit-update\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Flowrisc%2Flowrisc-vcu108","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Flowrisc%2Flowrisc-vcu108","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Flowrisc%2Flowrisc-vcu108/lists"}