{"id":24493848,"url":"https://github.com/maltanar/fpga-tidbits","last_synced_at":"2026-02-16T06:03:27.695Z","repository":{"id":44724997,"uuid":"38038939","full_name":"maltanar/fpga-tidbits","owner":"maltanar","description":"Chisel components for FPGA projects","archived":false,"fork":false,"pushed_at":"2023-09-19T07:38:02.000Z","size":842,"stargazers_count":126,"open_issues_count":1,"forks_count":28,"subscribers_count":9,"default_branch":"master","last_synced_at":"2025-10-07T13:47:56.676Z","etag":null,"topics":["chisel","fpga","hardware-libraries"],"latest_commit_sha":null,"homepage":"","language":"Verilog","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"bsd-2-clause","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/maltanar.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":"LICENSE","code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null}},"created_at":"2015-06-25T08:57:08.000Z","updated_at":"2025-07-19T10:23:11.000Z","dependencies_parsed_at":"2025-01-21T19:44:19.152Z","dependency_job_id":"70292e29-d17b-469c-be47-5dd2c980fa88","html_url":"https://github.com/maltanar/fpga-tidbits","commit_stats":null,"previous_names":[],"tags_count":0,"template":false,"template_full_name":null,"purl":"pkg:github/maltanar/fpga-tidbits","repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/maltanar%2Ffpga-tidbits","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/maltanar%2Ffpga-tidbits/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/maltanar%2Ffpga-tidbits/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/maltanar%2Ffpga-tidbits/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/maltanar","download_url":"https://codeload.github.com/maltanar/fpga-tidbits/tar.gz/refs/heads/master","sbom_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/maltanar%2Ffpga-tidbits/sbom","scorecard":null,"host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":286080680,"owners_count":29501369,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2026-02-16T05:57:17.024Z","status":"ssl_error","status_checked_at":"2026-02-16T05:56:49.929Z","response_time":115,"last_error":"SSL_connect returned=1 errno=0 peeraddr=140.82.121.5:443 state=error: unexpected eof while reading","robots_txt_status":"success","robots_txt_updated_at":"2025-07-24T06:49:26.215Z","robots_txt_url":"https://github.com/robots.txt","online":false,"can_crawl_api":true,"host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["chisel","fpga","hardware-libraries"],"created_at":"2025-01-21T19:44:11.953Z","updated_at":"2026-02-16T06:03:27.677Z","avatar_url":"https://github.com/maltanar.png","language":"Verilog","funding_links":[],"categories":[],"sub_categories":[],"readme":"# fpga-tidbits\nA collection of Chisel hardware generators for small but useful components for FPGA projects. \n\nThere is some documentation available on the ([wiki](https://github.com/maltanar/fpga-tidbits/wiki)), but is rather incomplete. The best source of information is taking a look at the source code (most components are pretty small) or sending me an ([e-mail](mailto:maltanar@gmail.com)).\n\nContributors and pull requests are welcome!\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fmaltanar%2Ffpga-tidbits","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fmaltanar%2Ffpga-tidbits","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fmaltanar%2Ffpga-tidbits/lists"}