{"id":21314397,"url":"https://github.com/markus-k/mini-risc","last_synced_at":"2026-02-22T21:45:06.761Z","repository":{"id":80438020,"uuid":"182272046","full_name":"markus-k/mini-risc","owner":"markus-k","description":"A minimal 16 bit RISC CPU written in VHDL","archived":false,"fork":false,"pushed_at":"2019-04-27T10:49:09.000Z","size":67,"stargazers_count":1,"open_issues_count":0,"forks_count":0,"subscribers_count":1,"default_branch":"master","last_synced_at":"2025-03-15T07:08:58.936Z","etag":null,"topics":["cpu","fpga","risc-processor","vhdl"],"latest_commit_sha":null,"homepage":null,"language":"VHDL","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"gpl-3.0","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/markus-k.png","metadata":{},"created_at":"2019-04-19T13:52:47.000Z","updated_at":"2022-05-02T21:13:31.000Z","dependencies_parsed_at":null,"dependency_job_id":"57ff9c65-a108-4353-baac-3992afbc5ac5","html_url":"https://github.com/markus-k/mini-risc","commit_stats":null,"previous_names":[],"tags_count":0,"template":false,"template_full_name":null,"repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/markus-k%2Fmini-risc","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/markus-k%2Fmini-risc/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/markus-k%2Fmini-risc/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/markus-k%2Fmini-risc/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/markus-k","download_url":"https://codeload.github.com/markus-k/mini-risc/tar.gz/refs/heads/master","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":243790999,"owners_count":20348385,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["cpu","fpga","risc-processor","vhdl"],"created_at":"2024-11-21T18:12:43.524Z","updated_at":"2025-10-30T06:38:27.901Z","avatar_url":"https://github.com/markus-k.png","language":"VHDL","funding_links":[],"categories":[],"sub_categories":[],"readme":null,"project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fmarkus-k%2Fmini-risc","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fmarkus-k%2Fmini-risc","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fmarkus-k%2Fmini-risc/lists"}