{"id":26351896,"url":"https://github.com/martinkindall/basys3_fpga_sandbox","last_synced_at":"2026-01-04T04:02:44.618Z","repository":{"id":108125216,"uuid":"567929479","full_name":"martinKindall/basys3_fpga_sandbox","owner":"martinKindall","description":"Learning the basics of Systemverilog, testbench and more.","archived":false,"fork":false,"pushed_at":"2022-11-27T17:51:22.000Z","size":14,"stargazers_count":0,"open_issues_count":0,"forks_count":0,"subscribers_count":1,"default_branch":"main","last_synced_at":"2023-03-04T19:40:24.302Z","etag":null,"topics":["basys3","fpga","systemverilog"],"latest_commit_sha":null,"homepage":"","language":"SystemVerilog","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":null,"status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/martinKindall.png","metadata":{},"created_at":"2022-11-18T23:29:04.000Z","updated_at":"2022-11-18T23:29:44.000Z","dependencies_parsed_at":null,"dependency_job_id":"58ae3e25-78fa-4f65-9088-d4f97f861399","html_url":"https://github.com/martinKindall/basys3_fpga_sandbox","commit_stats":null,"previous_names":[],"tags_count":null,"template":null,"template_full_name":null,"repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/martinKindall%2Fbasys3_fpga_sandbox","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/martinKindall%2Fbasys3_fpga_sandbox/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/martinKindall%2Fbasys3_fpga_sandbox/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/martinKindall%2Fbasys3_fpga_sandbox/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/martinKindall","download_url":"https://codeload.github.com/martinKindall/basys3_fpga_sandbox/tar.gz/refs/heads/main","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":243858931,"owners_count":20359259,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["basys3","fpga","systemverilog"],"created_at":"2025-03-16T10:35:10.915Z","updated_at":"2026-01-04T04:02:39.586Z","avatar_url":"https://github.com/martinKindall.png","language":"SystemVerilog","funding_links":[],"categories":[],"sub_categories":[],"readme":null,"project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fmartinkindall%2Fbasys3_fpga_sandbox","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fmartinkindall%2Fbasys3_fpga_sandbox","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fmartinkindall%2Fbasys3_fpga_sandbox/lists"}