{"id":15532944,"url":"https://github.com/matham/cpl_adc_board","last_synced_at":"2026-01-21T07:33:45.728Z","repository":{"id":74805813,"uuid":"216106483","full_name":"matham/cpl_adc_board","owner":"matham","description":"The PCB design of the CPL ADC board","archived":false,"fork":false,"pushed_at":"2019-10-18T21:07:27.000Z","size":43920,"stargazers_count":1,"open_issues_count":0,"forks_count":0,"subscribers_count":1,"default_branch":"master","last_synced_at":"2025-04-09T10:14:27.997Z","etag":null,"topics":[],"latest_commit_sha":null,"homepage":null,"language":"Alloy","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":null,"status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/matham.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":null,"code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null}},"created_at":"2019-10-18T21:03:39.000Z","updated_at":"2020-05-29T17:24:09.000Z","dependencies_parsed_at":null,"dependency_job_id":"d1594698-5fc6-44c4-a290-3671aff26d0c","html_url":"https://github.com/matham/cpl_adc_board","commit_stats":{"total_commits":1,"total_committers":1,"mean_commits":1.0,"dds":0.0,"last_synced_commit":"226454b1aa84f2b4c1cabc49b9f202a3f6b572ea"},"previous_names":[],"tags_count":0,"template":false,"template_full_name":null,"purl":"pkg:github/matham/cpl_adc_board","repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/matham%2Fcpl_adc_board","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/matham%2Fcpl_adc_board/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/matham%2Fcpl_adc_board/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/matham%2Fcpl_adc_board/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/matham","download_url":"https://codeload.github.com/matham/cpl_adc_board/tar.gz/refs/heads/master","sbom_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/matham%2Fcpl_adc_board/sbom","scorecard":null,"host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":286080680,"owners_count":28629915,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2026-01-21T04:47:28.174Z","status":"ssl_error","status_checked_at":"2026-01-21T04:47:22.943Z","response_time":86,"last_error":"SSL_connect returned=1 errno=0 peeraddr=140.82.121.5:443 state=error: unexpected eof while reading","robots_txt_status":"success","robots_txt_updated_at":"2025-07-24T06:49:26.215Z","robots_txt_url":"https://github.com/robots.txt","online":false,"can_crawl_api":true,"host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":[],"created_at":"2024-10-02T11:34:09.862Z","updated_at":"2026-01-21T07:33:45.705Z","avatar_url":"https://github.com/matham.png","language":"Alloy","funding_links":[],"categories":[],"sub_categories":[],"readme":"CPL ADC Board\n===============\n\nThe CPL ADC Board is an AD7732 based fully differential two-channel, 15.075 kHz, 24-bit, +/-10V analog to digital converter.\n\n[The ADC PCB board design](https://oshpark.com/shared_projects/mnPGlqKT).\n\nIts digital interface is composed of an 8-bit wide data bus and a clock line. The data is clocked out asynchronously with a maximum rate of 1MHz. Once programmed, at runtime one can select which channels are active as well as the sampling frequency. One can also select at runtime how many of the 8 data bus bits are used for transferring data ot the host (the minimum is 2 bits) if the host doesn't have enough free lines. At the largest sampling rates with both channels enabled, the chip buffers 0.14 seconds of data. In addition to the ADC data, additional error information is sent along with every data points. A synchronization signal is sent every few data points to ensure the host stays synchronized with the board. Finally, as defined in the protocol, each bit is sent twice - the second time being the one's complement of the bit to reduce errors.\n\nThe CPL ADC Board is composed from an AD7732 ADC and an interfacing microcontroller – an AVR ATmega1284P. The AD7732 functions as the analog to digital converter while the microcontroller serves as the controller, buffer, and interface. The analog inputs are 3.5mm phone connectors, with the sleeve as the negative input and the tip as positive input. If the pin is not connected and the port is empty, both input on the ADC get shorted to ground. On the digital side, all pins have internal pull ups enabled (20-50 kOhms) when the board is not initialized.\n\nSee [CPL ADC](https://github.com/matham/CPL_ADC) for the microcontroller firmware.\n\nBrief specifications\n--------------------\n\n* **Clock input**: Asynchronous, 1MHz maximum frequency.\n* **Secondary input**: pin 7 of the data bus is also used as a clock and input during initialization (see protocol).\n* **Data bus**: 2-8 output pins, clocked by clock pin from host asynchronously. The pins start counting down from pin 7 (see protocol).\n* **Automatic reset**: 2 sec duration after initialization.\n* **Port pull-up**: 20-50 kOhms.\n* **Reset pin pull-up**: 20-60 kOhms.\n* **Tclk,min**: the minimum pulse width.\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fmatham%2Fcpl_adc_board","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fmatham%2Fcpl_adc_board","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fmatham%2Fcpl_adc_board/lists"}