{"id":20636805,"url":"https://github.com/mattiamtzlr/epfl-cs173","last_synced_at":"2026-03-09T11:34:06.358Z","repository":{"id":229019830,"uuid":"770461734","full_name":"mattiamtzlr/EPFL-CS173","owner":"mattiamtzlr","description":"Everything related to EPFL CS-173: Fundamentals of digital systems","archived":false,"fork":false,"pushed_at":"2024-11-10T10:42:52.000Z","size":7544,"stargazers_count":0,"open_issues_count":0,"forks_count":0,"subscribers_count":1,"default_branch":"master","last_synced_at":"2025-03-16T08:46:14.509Z","etag":null,"topics":["course-material","university"],"latest_commit_sha":null,"homepage":"","language":"Verilog","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"cc-by-sa-4.0","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/mattiamtzlr.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":"LICENSE","code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null}},"created_at":"2024-03-11T15:39:35.000Z","updated_at":"2024-11-10T10:42:55.000Z","dependencies_parsed_at":"2024-03-28T13:00:18.585Z","dependency_job_id":"d73b93ad-dc53-4ee8-aa9d-4f4c79c048e5","html_url":"https://github.com/mattiamtzlr/EPFL-CS173","commit_stats":null,"previous_names":["magame19/epfl-cs173-logisim","magame19/epfl-cs173","mattiamtzlr/epfl-cs173"],"tags_count":0,"template":false,"template_full_name":null,"purl":"pkg:github/mattiamtzlr/EPFL-CS173","repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/mattiamtzlr%2FEPFL-CS173","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/mattiamtzlr%2FEPFL-CS173/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/mattiamtzlr%2FEPFL-CS173/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/mattiamtzlr%2FEPFL-CS173/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/mattiamtzlr","download_url":"https://codeload.github.com/mattiamtzlr/EPFL-CS173/tar.gz/refs/heads/master","sbom_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/mattiamtzlr%2FEPFL-CS173/sbom","scorecard":null,"host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":286080680,"owners_count":30292498,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2026-03-09T11:12:22.024Z","status":"ssl_error","status_checked_at":"2026-03-09T11:10:54.577Z","response_time":61,"last_error":"SSL_read: unexpected eof while reading","robots_txt_status":"success","robots_txt_updated_at":"2025-07-24T06:49:26.215Z","robots_txt_url":"https://github.com/robots.txt","online":false,"can_crawl_api":true,"host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["course-material","university"],"created_at":"2024-11-16T15:12:11.404Z","updated_at":"2026-03-09T11:34:06.302Z","avatar_url":"https://github.com/mattiamtzlr.png","language":"Verilog","funding_links":[],"categories":[],"sub_categories":[],"readme":"# EPFL CS-173\n\nEverything related to the EPFL CS-173 Fundamentals of digital systems course.  \nThe two PDFs [CS-173 Exercises-Book](\u003c./CS-173 Exercises-Book.pdf\u003e) and [RV32I Reference Card](\u003c./RV32I Reference Card.pdf\u003e) have **not** been created by me but by the course team.\n\n## Content\n- [LogiSim](./LogiSim/) - Logic Circuit modeling using [Logisim-evolution](https://github.com/logisim-evolution/logisim-evolution)\n- [Verilog](./Verilog/) - Hardware description using the [Icarus Verilog](https://github.com/steveicarus/iverilog) compilation system.\n- [RISC-V](./RISC-V/) - RV32I ISA Assembly for the RISC-V architecture. Interpreted using [Venus](https://inst.eecs.berkeley.edu/~cs61c/fa21/resources/venus-reference/)\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fmattiamtzlr%2Fepfl-cs173","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fmattiamtzlr%2Fepfl-cs173","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fmattiamtzlr%2Fepfl-cs173/lists"}