{"id":19206721,"url":"https://github.com/mcquerol/memory-cell-vhdl","last_synced_at":"2026-03-19T08:42:22.542Z","repository":{"id":188678906,"uuid":"679173028","full_name":"mcquerol/memory-cell-vhdl","owner":"mcquerol","description":"VHDL project for a single-bit memory cell. Demonstrates digital logic design.","archived":false,"fork":false,"pushed_at":"2024-12-18T01:22:15.000Z","size":45,"stargazers_count":1,"open_issues_count":0,"forks_count":0,"subscribers_count":1,"default_branch":"main","last_synced_at":"2025-02-23T06:44:07.340Z","etag":null,"topics":["digital-logic","flip-flops","logisim","memory-cell-single-bit","vhdl"],"latest_commit_sha":null,"homepage":null,"language":"VHDL","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"mit","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/mcquerol.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":"LICENSE","code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null}},"created_at":"2023-08-16T08:56:38.000Z","updated_at":"2024-12-18T01:22:19.000Z","dependencies_parsed_at":null,"dependency_job_id":"79db38a5-e123-4bc3-8afd-29616c11c6fb","html_url":"https://github.com/mcquerol/memory-cell-vhdl","commit_stats":null,"previous_names":["mcquerol/memory_cell_vhdl","mcquerol/memory-cell-vhdl"],"tags_count":0,"template":false,"template_full_name":null,"purl":"pkg:github/mcquerol/memory-cell-vhdl","repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/mcquerol%2Fmemory-cell-vhdl","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/mcquerol%2Fmemory-cell-vhdl/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/mcquerol%2Fmemory-cell-vhdl/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/mcquerol%2Fmemory-cell-vhdl/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/mcquerol","download_url":"https://codeload.github.com/mcquerol/memory-cell-vhdl/tar.gz/refs/heads/main","sbom_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/mcquerol%2Fmemory-cell-vhdl/sbom","scorecard":null,"host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":286080680,"owners_count":29883102,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2026-02-26T23:51:21.483Z","status":"online","status_checked_at":"2026-02-27T02:00:06.759Z","response_time":57,"last_error":null,"robots_txt_status":"success","robots_txt_updated_at":"2025-07-24T06:49:26.215Z","robots_txt_url":"https://github.com/robots.txt","online":true,"can_crawl_api":true,"host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["digital-logic","flip-flops","logisim","memory-cell-single-bit","vhdl"],"created_at":"2024-11-09T13:16:44.286Z","updated_at":"2026-02-27T02:33:15.169Z","avatar_url":"https://github.com/mcquerol.png","language":"VHDL","funding_links":[],"categories":[],"sub_categories":[],"readme":"# memory_cell_vhdl\n\nThis one bit memory cell is just a D flip flop with a Write Enable (WE), Output Enable (OE) and the data in (D) clock (CLK) and RESET from a D flip Flop\n\nThe output Q of the D flip flop goes into a tristate buffer which is the data that is outputted outside of the memory cell. The tristate buffer is enabled by the OE.\n\n\nThis design shows the logic for 1 bit but the vhdl code can be implemented with a structural design to combine multiple of the entities to form e.g. an 8 bit shift register: The output of one block is the input of another and all the WE, OE are connected together\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fmcquerol%2Fmemory-cell-vhdl","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fmcquerol%2Fmemory-cell-vhdl","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fmcquerol%2Fmemory-cell-vhdl/lists"}