{"id":19818186,"url":"https://github.com/mekhyw/fpga-clock","last_synced_at":"2025-10-04T03:15:49.999Z","repository":{"id":204752095,"uuid":"697321743","full_name":"MekhyW/FPGA-Clock","owner":"MekhyW","description":"Configurable real time clock on the Terasic DE0-CV board, using VHDL and custom ASM code","archived":false,"fork":false,"pushed_at":"2023-10-31T17:50:35.000Z","size":21774,"stargazers_count":1,"open_issues_count":0,"forks_count":1,"subscribers_count":1,"default_branch":"main","last_synced_at":"2025-07-10T12:09:50.610Z","etag":null,"topics":["assembly","intel-quartus-prime","vhdl"],"latest_commit_sha":null,"homepage":"","language":"VHDL","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":null,"status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/MekhyW.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":null,"code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null}},"created_at":"2023-09-27T13:48:15.000Z","updated_at":"2024-01-18T15:29:08.000Z","dependencies_parsed_at":null,"dependency_job_id":"6a70c177-6ae1-46a5-8569-c13cfeedc5d0","html_url":"https://github.com/MekhyW/FPGA-Clock","commit_stats":null,"previous_names":["mekhyw/fpga-clock"],"tags_count":0,"template":false,"template_full_name":null,"purl":"pkg:github/MekhyW/FPGA-Clock","repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/MekhyW%2FFPGA-Clock","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/MekhyW%2FFPGA-Clock/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/MekhyW%2FFPGA-Clock/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/MekhyW%2FFPGA-Clock/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/MekhyW","download_url":"https://codeload.github.com/MekhyW/FPGA-Clock/tar.gz/refs/heads/main","sbom_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/MekhyW%2FFPGA-Clock/sbom","scorecard":null,"host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":278258656,"owners_count":25957319,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","status":"online","status_checked_at":"2025-10-04T02:00:05.491Z","response_time":63,"last_error":null,"robots_txt_status":"success","robots_txt_updated_at":"2025-07-24T06:49:26.215Z","robots_txt_url":"https://github.com/robots.txt","online":true,"can_crawl_api":true,"host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["assembly","intel-quartus-prime","vhdl"],"created_at":"2024-11-12T10:14:51.049Z","updated_at":"2025-10-04T03:15:49.978Z","avatar_url":"https://github.com/MekhyW.png","language":"VHDL","funding_links":[],"categories":[],"sub_categories":[],"readme":"# FPGA-Clock","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fmekhyw%2Ffpga-clock","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fmekhyw%2Ffpga-clock","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fmekhyw%2Ffpga-clock/lists"}