{"id":22614337,"url":"https://github.com/melchisedech333/verilog-experiments","last_synced_at":"2026-03-19T23:15:29.898Z","repository":{"id":140761106,"uuid":"560510330","full_name":"melchisedech333/verilog-experiments","owner":"melchisedech333","description":":space_invader: My studies with Verilog and notions of digital systems.","archived":false,"fork":false,"pushed_at":"2022-11-02T00:49:54.000Z","size":400,"stargazers_count":1,"open_issues_count":0,"forks_count":0,"subscribers_count":1,"default_branch":"main","last_synced_at":"2025-10-09T11:51:40.222Z","etag":null,"topics":["digital-system-design","digital-systems","digital-systems-design","digital-systems-fundamentals","hdl","icarus-verilog","verilog","verilog-code","verilog-examples","verilog-hdl","verilog-project"],"latest_commit_sha":null,"homepage":"","language":"Verilog","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"bsd-3-clause","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/melchisedech333.png","metadata":{"files":{"readme":"readme.md","changelog":null,"contributing":null,"funding":null,"license":"license","code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null}},"created_at":"2022-11-01T16:55:55.000Z","updated_at":"2023-03-25T16:23:54.000Z","dependencies_parsed_at":null,"dependency_job_id":"1501cc69-3382-4efd-b5aa-798d212ad7ca","html_url":"https://github.com/melchisedech333/verilog-experiments","commit_stats":null,"previous_names":[],"tags_count":0,"template":false,"template_full_name":null,"purl":"pkg:github/melchisedech333/verilog-experiments","repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/melchisedech333%2Fverilog-experiments","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/melchisedech333%2Fverilog-experiments/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/melchisedech333%2Fverilog-experiments/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/melchisedech333%2Fverilog-experiments/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/melchisedech333","download_url":"https://codeload.github.com/melchisedech333/verilog-experiments/tar.gz/refs/heads/main","sbom_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/melchisedech333%2Fverilog-experiments/sbom","scorecard":null,"host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":286080680,"owners_count":29492453,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2026-02-15T19:29:10.908Z","status":"ssl_error","status_checked_at":"2026-02-15T19:29:10.419Z","response_time":118,"last_error":"SSL_connect returned=1 errno=0 peeraddr=140.82.121.5:443 state=error: unexpected eof while reading","robots_txt_status":"success","robots_txt_updated_at":"2025-07-24T06:49:26.215Z","robots_txt_url":"https://github.com/robots.txt","online":false,"can_crawl_api":true,"host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["digital-system-design","digital-systems","digital-systems-design","digital-systems-fundamentals","hdl","icarus-verilog","verilog","verilog-code","verilog-examples","verilog-hdl","verilog-project"],"created_at":"2024-12-08T18:09:23.965Z","updated_at":"2026-02-15T23:30:51.593Z","avatar_url":"https://github.com/melchisedech333.png","language":"Verilog","funding_links":["https://github.com/sponsors/melchisedech333"],"categories":[],"sub_categories":[],"readme":"\n\u003cdiv align='center'\u003e\n\n# Verilog Experiments\n\n\u003c/div\u003e\n\n\u003cbr\u003e\n\n\u003cp align=\"center\"\u003e\n    \u003ca href=\"https://github.com/sponsors/melchisedech333\"\u003e\u003cimg src=\"https://img.shields.io/badge/sponsor-30363D?style=for-the-badge\u0026logo=GitHub-Sponsors\u0026logoColor=#white\" \u003e\u003c/a\u003e\n    \u003cbr\u003e\u003cbr\u003e\n    \u003cimg src=\"https://badgen.net/badge/love level/9 of 10/purple\" \u003e\n    \u003cimg src=\"https://img.shields.io/github/directory-file-count/melchisedech333/verilog-experiments\" \u003e\n    \u003cimg src=\"https://img.shields.io/github/repo-size/melchisedech333/verilog-experiments\" \u003e\n    \u003cimg src=\"https://img.shields.io/github/license/melchisedech333/verilog-experiments\" \u003e\n\u003c/p\u003e\n\nHere are some of my studies that I carry out using the Verilog language.\n\n**If my code has helped you, please consider [sponsoring me](https://github.com/sponsors/melchisedech333) :blue_heart:** \n\n\u003cbr\u003e\n\n:smiley: Author\n---\n\nSponsor: [melchisedech333](https://github.com/sponsors/melchisedech333)\u003cbr\u003e\nTwitter: [Melchisedech333](https://twitter.com/Melchisedech333)\u003cbr\u003e\nLinkedIn: [Melchisedech Rex](https://www.linkedin.com/in/melchisedech-rex-724152235/)\u003cbr\u003e\nBlog: [melchisedech333.github.io](https://melchisedech333.github.io/)\u003cbr\u003e\n\n\u003ca href=\"https://github.com/melchisedech333\" \u003e\u003cimg src=\"https://github.com/melchisedech333.png?size=200\" height=\"100\" /\u003e\u003c/a\u003e\n\n\u003cbr\u003e\n\n:scroll: License\n---\n\n[ BSD-3-Clause license](./license)\n\n\u003cbr\u003e\u003cbr\u003e\n\n\u003cdiv align=\"center\"\u003e\n\n## Remember to give me \u003cbr\u003e a beautiful little star :star_struck:\n\n\u003c/div\u003e\n\n\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fmelchisedech333%2Fverilog-experiments","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fmelchisedech333%2Fverilog-experiments","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fmelchisedech333%2Fverilog-experiments/lists"}