{"id":20162289,"url":"https://github.com/mongshil553/digital-engineering-verilog-assignments","last_synced_at":"2026-03-06T19:05:26.636Z","repository":{"id":254524151,"uuid":"832465358","full_name":"mongshil553/Digital-Engineering-Verilog-Assignments","owner":"mongshil553","description":"Sophomore 2021 1st Semester Digital Engineering Verilog Assignments","archived":false,"fork":false,"pushed_at":"2024-08-24T02:31:18.000Z","size":5,"stargazers_count":0,"open_issues_count":0,"forks_count":0,"subscribers_count":1,"default_branch":"main","last_synced_at":"2025-03-03T02:44:42.192Z","etag":null,"topics":["fpga-programming","verilog","xilinx-vivado"],"latest_commit_sha":null,"homepage":"","language":"Verilog","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":null,"status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/mongshil553.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":null,"code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null}},"created_at":"2024-07-23T04:52:28.000Z","updated_at":"2024-08-24T02:31:21.000Z","dependencies_parsed_at":"2024-08-24T03:31:49.627Z","dependency_job_id":null,"html_url":"https://github.com/mongshil553/Digital-Engineering-Verilog-Assignments","commit_stats":null,"previous_names":["mongshil553/digital-engineering-verilog-assignments"],"tags_count":0,"template":false,"template_full_name":null,"purl":"pkg:github/mongshil553/Digital-Engineering-Verilog-Assignments","repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/mongshil553%2FDigital-Engineering-Verilog-Assignments","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/mongshil553%2FDigital-Engineering-Verilog-Assignments/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/mongshil553%2FDigital-Engineering-Verilog-Assignments/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/mongshil553%2FDigital-Engineering-Verilog-Assignments/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/mongshil553","download_url":"https://codeload.github.com/mongshil553/Digital-Engineering-Verilog-Assignments/tar.gz/refs/heads/main","sbom_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/mongshil553%2FDigital-Engineering-Verilog-Assignments/sbom","scorecard":null,"host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":286080680,"owners_count":30192411,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2026-03-06T18:54:55.862Z","status":"ssl_error","status_checked_at":"2026-03-06T18:53:04.013Z","response_time":250,"last_error":"SSL_connect returned=1 errno=0 peeraddr=140.82.121.6:443 state=error: unexpected eof while reading","robots_txt_status":"success","robots_txt_updated_at":"2025-07-24T06:49:26.215Z","robots_txt_url":"https://github.com/robots.txt","online":false,"can_crawl_api":true,"host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["fpga-programming","verilog","xilinx-vivado"],"created_at":"2024-11-14T00:24:14.863Z","updated_at":"2026-03-06T19:05:26.618Z","avatar_url":"https://github.com/mongshil553.png","language":"Verilog","funding_links":[],"categories":[],"sub_categories":[],"readme":"# Verilog-Assignments\nSophomore 2021 1st Semester Digital Engineering Verilog Assignments\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fmongshil553%2Fdigital-engineering-verilog-assignments","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fmongshil553%2Fdigital-engineering-verilog-assignments","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fmongshil553%2Fdigital-engineering-verilog-assignments/lists"}