{"id":18470392,"url":"https://github.com/muhammadtalhasami/rv32i_single_cycle","last_synced_at":"2026-02-14T11:04:22.258Z","repository":{"id":212625330,"uuid":"707188459","full_name":"muhammadtalhasami/RV32I_Single_Cycle","owner":"muhammadtalhasami","description":"This repository contains an implementation of a RV32I fetch pipeline microprocessor. The RV32I is a 32-bit RISC-V instruction set architecture, with the 'I' extension indicating the base integer instructions.","archived":false,"fork":false,"pushed_at":"2024-08-10T19:57:37.000Z","size":172,"stargazers_count":3,"open_issues_count":0,"forks_count":0,"subscribers_count":1,"default_branch":"main","last_synced_at":"2025-02-16T18:42:50.037Z","etag":null,"topics":["fetch-stage-pipeline","gtkwave","hardware-designs","muhammadtalhasami-github-","pipeline-processor","risc-v-assembly","risc-v-pipeline","risc-v-processor","risc-v-processor-images","rv32i","rv32i-processor","single-cycle-processor","single-cycle-processor-gtkwave-image","system-verilog","system-verilog-codes","verilator","verilog","verilog-code-examples","verilog-codes","vhdl"],"latest_commit_sha":null,"homepage":"","language":"Verilog","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":null,"status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/muhammadtalhasami.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":null,"code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null}},"created_at":"2023-10-19T11:54:35.000Z","updated_at":"2024-08-10T19:57:40.000Z","dependencies_parsed_at":null,"dependency_job_id":"0d2b89c3-5032-4472-9bc0-630e89c2d7bf","html_url":"https://github.com/muhammadtalhasami/RV32I_Single_Cycle","commit_stats":null,"previous_names":["muhammadtalhasami/rv32i_single_cycle"],"tags_count":0,"template":false,"template_full_name":null,"repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/muhammadtalhasami%2FRV32I_Single_Cycle","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/muhammadtalhasami%2FRV32I_Single_Cycle/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/muhammadtalhasami%2FRV32I_Single_Cycle/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/muhammadtalhasami%2FRV32I_Single_Cycle/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/muhammadtalhasami","download_url":"https://codeload.github.com/muhammadtalhasami/RV32I_Single_Cycle/tar.gz/refs/heads/main","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":253176341,"owners_count":21866141,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["fetch-stage-pipeline","gtkwave","hardware-designs","muhammadtalhasami-github-","pipeline-processor","risc-v-assembly","risc-v-pipeline","risc-v-processor","risc-v-processor-images","rv32i","rv32i-processor","single-cycle-processor","single-cycle-processor-gtkwave-image","system-verilog","system-verilog-codes","verilator","verilog","verilog-code-examples","verilog-codes","vhdl"],"created_at":"2024-11-06T10:13:49.384Z","updated_at":"2026-02-14T11:04:17.240Z","avatar_url":"https://github.com/muhammadtalhasami.png","language":"Verilog","funding_links":[],"categories":[],"sub_categories":[],"readme":"## RV32I Single Cycle and Fetch Pipeline Processor Implementations\n\nThis repository contains implementations of processors based on the RV32I instruction set architecture using Verilog HDL: a single-cycle processor and a fetch pipeline processor.\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fmuhammadtalhasami%2Frv32i_single_cycle","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fmuhammadtalhasami%2Frv32i_single_cycle","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fmuhammadtalhasami%2Frv32i_single_cycle/lists"}