{"id":18470400,"url":"https://github.com/muhammadtalhasami/verilog_practice","last_synced_at":"2025-05-12T03:10:53.449Z","repository":{"id":186929749,"uuid":"675607476","full_name":"muhammadtalhasami/verilog_practice","owner":"muhammadtalhasami","description":"Verilog is a hardware description language. This repo is basically a learning journey of verilog ","archived":false,"fork":false,"pushed_at":"2023-08-21T07:16:33.000Z","size":6,"stargazers_count":1,"open_issues_count":0,"forks_count":0,"subscribers_count":1,"default_branch":"master","last_synced_at":"2025-05-11T00:59:16.630Z","etag":null,"topics":["design","gtkwave","hardware-designs","testbench","verilog-","vhdl"],"latest_commit_sha":null,"homepage":"","language":"Verilog","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":null,"status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/muhammadtalhasami.png","metadata":{"files":{"readme":null,"changelog":null,"contributing":null,"funding":null,"license":null,"code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null}},"created_at":"2023-08-07T10:04:14.000Z","updated_at":"2024-06-10T18:00:46.000Z","dependencies_parsed_at":"2023-08-09T09:44:58.015Z","dependency_job_id":"6f931f4d-131b-4907-add2-383a58ef041d","html_url":"https://github.com/muhammadtalhasami/verilog_practice","commit_stats":null,"previous_names":["muhammadtalhasami/verilog_pratice","muhammadtalhasami/verilog_practice"],"tags_count":0,"template":false,"template_full_name":null,"repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/muhammadtalhasami%2Fverilog_practice","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/muhammadtalhasami%2Fverilog_practice/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/muhammadtalhasami%2Fverilog_practice/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/muhammadtalhasami%2Fverilog_practice/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/muhammadtalhasami","download_url":"https://codeload.github.com/muhammadtalhasami/verilog_practice/tar.gz/refs/heads/master","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":253501851,"owners_count":21918326,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["design","gtkwave","hardware-designs","testbench","verilog-","vhdl"],"created_at":"2024-11-06T10:13:51.047Z","updated_at":"2025-05-11T00:59:19.693Z","avatar_url":"https://github.com/muhammadtalhasami.png","language":"Verilog","funding_links":[],"categories":[],"sub_categories":[],"readme":null,"project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fmuhammadtalhasami%2Fverilog_practice","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fmuhammadtalhasami%2Fverilog_practice","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fmuhammadtalhasami%2Fverilog_practice/lists"}