{"id":18415694,"url":"https://github.com/obijuan/open-fpga-verilog-tutorial","last_synced_at":"2025-04-13T02:17:24.019Z","repository":{"id":36173562,"uuid":"40477675","full_name":"Obijuan/open-fpga-verilog-tutorial","owner":"Obijuan","description":"Learn how to design digital systems and synthesize them into an FPGA using only opensource tools","archived":false,"fork":false,"pushed_at":"2020-04-15T09:06:42.000Z","size":38367,"stargazers_count":795,"open_issues_count":6,"forks_count":198,"subscribers_count":69,"default_branch":"master","last_synced_at":"2025-04-13T02:17:12.189Z","etag":null,"topics":["fpga","fpgawars","icestorm","lattice","linux","openfpga","verilog"],"latest_commit_sha":null,"homepage":"","language":"Verilog","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"gpl-2.0","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/Obijuan.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":"LICENSE","code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null}},"created_at":"2015-08-10T10:52:06.000Z","updated_at":"2025-03-31T08:14:11.000Z","dependencies_parsed_at":"2022-08-08T13:32:10.557Z","dependency_job_id":null,"html_url":"https://github.com/Obijuan/open-fpga-verilog-tutorial","commit_stats":null,"previous_names":[],"tags_count":0,"template":false,"template_full_name":null,"repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/Obijuan%2Fopen-fpga-verilog-tutorial","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/Obijuan%2Fopen-fpga-verilog-tutorial/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/Obijuan%2Fopen-fpga-verilog-tutorial/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/Obijuan%2Fopen-fpga-verilog-tutorial/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/Obijuan","download_url":"https://codeload.github.com/Obijuan/open-fpga-verilog-tutorial/tar.gz/refs/heads/master","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":248654104,"owners_count":21140237,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["fpga","fpgawars","icestorm","lattice","linux","openfpga","verilog"],"created_at":"2024-11-06T03:54:51.693Z","updated_at":"2025-04-13T02:17:23.997Z","avatar_url":"https://github.com/Obijuan.png","language":"Verilog","funding_links":[],"categories":[],"sub_categories":[],"readme":"# Digital Design for FPGAs, with free tools\nLearn to design synthesizable digital systems in FPGAs using ONLY free tools  #verilog #icestorm #lattice #Linux\n\n[Wiki tutorial](https://github.com/Obijuan/open-fpga-verilog-tutorial/wiki)  \n\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fobijuan%2Fopen-fpga-verilog-tutorial","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fobijuan%2Fopen-fpga-verilog-tutorial","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fobijuan%2Fopen-fpga-verilog-tutorial/lists"}