{"id":13649324,"url":"https://github.com/olofk/corescore","last_synced_at":"2026-02-14T22:03:39.544Z","repository":{"id":39710797,"uuid":"247552059","full_name":"olofk/corescore","owner":"olofk","description":"CoreScore","archived":false,"fork":false,"pushed_at":"2025-10-23T02:59:13.000Z","size":268,"stargazers_count":165,"open_issues_count":10,"forks_count":45,"subscribers_count":9,"default_branch":"master","last_synced_at":"2025-10-23T04:29:54.933Z","etag":null,"topics":[],"latest_commit_sha":null,"homepage":null,"language":"Verilog","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"apache-2.0","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/olofk.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":"LICENSE","code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null,"zenodo":null,"notice":null,"maintainers":null,"copyright":null,"agents":null,"dco":null,"cla":null}},"created_at":"2020-03-15T21:10:05.000Z","updated_at":"2025-10-23T02:59:17.000Z","dependencies_parsed_at":"2024-01-28T16:24:26.927Z","dependency_job_id":"0bc7c2a4-beb6-4955-bb0d-04158e27ddf8","html_url":"https://github.com/olofk/corescore","commit_stats":null,"previous_names":[],"tags_count":0,"template":false,"template_full_name":null,"purl":"pkg:github/olofk/corescore","repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/olofk%2Fcorescore","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/olofk%2Fcorescore/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/olofk%2Fcorescore/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/olofk%2Fcorescore/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/olofk","download_url":"https://codeload.github.com/olofk/corescore/tar.gz/refs/heads/master","sbom_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/olofk%2Fcorescore/sbom","scorecard":null,"host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":286080680,"owners_count":29457803,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2026-02-14T21:29:27.764Z","status":"ssl_error","status_checked_at":"2026-02-14T21:28:11.111Z","response_time":53,"last_error":"SSL_connect returned=1 errno=0 peeraddr=140.82.121.5:443 state=error: unexpected eof while reading","robots_txt_status":"success","robots_txt_updated_at":"2025-07-24T06:49:26.215Z","robots_txt_url":"https://github.com/robots.txt","online":false,"can_crawl_api":true,"host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":[],"created_at":"2024-08-02T01:04:56.961Z","updated_at":"2026-02-14T22:03:39.527Z","avatar_url":"https://github.com/olofk.png","language":"Verilog","readme":"![CoreScore logo](corescore.png)\n\n## Background\n\nCoreScore is an award-giving benchmark for FPGAs and their synthesis/P\u0026R tools. It tests how many [SERV](https://github.com/olofk/serv) cores that can be put into a particular FPGA.\n\nSome more background about CoreScore can be found in the [SERV introduction video](https://diode.zone/videos/watch/0230a518-e207-4cf6-b5e2-69cc09411013).\n\nCheck out the [CoreScore World Ranking](https://corescore.store/)!\n\n## Quick start\n\n1. Install [FuseSoC](https://github.com/olofk/fusesoc)\n\n       pip install fusesoc\n\n2. Set up a workspace directory and get the FuseSoC base library\n\n       mkdir workspace\n       cd workspace\n       fusesoc library add fusesoc-cores https://github.com/fusesoc/fusesoc-cores\n\n3. Add CoreScore as a library in your workspace\n\n       fusesoc library add corescore https://github.com/olofk/corescore\n\n4. Check available corescore targets\n\n       fusesoc core show corescore\n\n5. Build one of the supported targets (cyc1000 is one of the currently supported cores)\n\n       fusesoc run --target=cyc1000 corescore\n\n6. If the board is connected it will be automatically programmed. Otherwise connect it and run `fusesoc run --run --target=cyc1000 corescore` to program without rebuilding\n\n7. Run the corecount utility (Might need to adjust for the correct UART port)\n\n       python3 fusesoc_libraries/corescore/sw/corecount.py /dev/ttyUSB0\n","funding_links":[],"categories":["Verilog","Benchmarks"],"sub_categories":[],"project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Folofk%2Fcorescore","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Folofk%2Fcorescore","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Folofk%2Fcorescore/lists"}