{"id":21906572,"url":"https://github.com/osresearch/risc8","last_synced_at":"2026-01-05T03:44:09.820Z","repository":{"id":46682501,"uuid":"280899587","full_name":"osresearch/risc8","owner":"osresearch","description":"Mostly AVR compatible FPGA soft-core","archived":false,"fork":false,"pushed_at":"2021-09-30T10:06:09.000Z","size":285,"stargazers_count":27,"open_issues_count":1,"forks_count":3,"subscribers_count":8,"default_branch":"master","last_synced_at":"2025-01-27T07:43:09.122Z","etag":null,"topics":["fpga","ice40","microcontroller","softcore","up5k","upduino","yosys"],"latest_commit_sha":null,"homepage":"","language":"Verilog","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":null,"status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/osresearch.png","metadata":{},"created_at":"2020-07-19T15:55:49.000Z","updated_at":"2025-01-10T20:50:42.000Z","dependencies_parsed_at":"2022-09-03T20:00:41.971Z","dependency_job_id":null,"html_url":"https://github.com/osresearch/risc8","commit_stats":null,"previous_names":[],"tags_count":0,"template":false,"template_full_name":null,"repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/osresearch%2Frisc8","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/osresearch%2Frisc8/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/osresearch%2Frisc8/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/osresearch%2Frisc8/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/osresearch","download_url":"https://codeload.github.com/osresearch/risc8/tar.gz/refs/heads/master","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":244921520,"owners_count":20532273,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["fpga","ice40","microcontroller","softcore","up5k","upduino","yosys"],"created_at":"2024-11-28T16:52:52.301Z","updated_at":"2026-01-05T03:44:09.786Z","avatar_url":"https://github.com/osresearch.png","language":"Verilog","funding_links":[],"categories":[],"sub_categories":[],"readme":null,"project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fosresearch%2Frisc8","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fosresearch%2Frisc8","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fosresearch%2Frisc8/lists"}