{"id":21906545,"url":"https://github.com/osresearch/up5k","last_synced_at":"2026-02-02T08:05:13.826Z","repository":{"id":50521257,"uuid":"161929784","full_name":"osresearch/up5k","owner":"osresearch","description":"Upduino v2 with the ice40 up5k FPGA demos","archived":false,"fork":false,"pushed_at":"2023-08-14T19:58:17.000Z","size":973,"stargazers_count":82,"open_issues_count":3,"forks_count":17,"subscribers_count":8,"default_branch":"master","last_synced_at":"2025-06-30T06:07:03.725Z","etag":null,"topics":["blinky","fpga","ice40up5k","icestorm","nextpnr","symbiflow","upduino","upduino2"],"latest_commit_sha":null,"homepage":"","language":"Verilog","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":null,"status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/osresearch.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":null,"code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null}},"created_at":"2018-12-15T17:46:31.000Z","updated_at":"2025-03-04T22:32:20.000Z","dependencies_parsed_at":"2025-03-22T07:25:57.585Z","dependency_job_id":"217951b1-23f7-4025-92bd-b39c65de9cca","html_url":"https://github.com/osresearch/up5k","commit_stats":null,"previous_names":[],"tags_count":0,"template":false,"template_full_name":null,"purl":"pkg:github/osresearch/up5k","repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/osresearch%2Fup5k","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/osresearch%2Fup5k/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/osresearch%2Fup5k/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/osresearch%2Fup5k/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/osresearch","download_url":"https://codeload.github.com/osresearch/up5k/tar.gz/refs/heads/master","sbom_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/osresearch%2Fup5k/sbom","scorecard":null,"host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":286080680,"owners_count":29007391,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2026-02-02T06:37:10.400Z","status":"ssl_error","status_checked_at":"2026-02-02T06:37:09.383Z","response_time":58,"last_error":"SSL_connect returned=1 errno=0 peeraddr=140.82.121.6:443 state=error: unexpected eof while reading","robots_txt_status":"success","robots_txt_updated_at":"2025-07-24T06:49:26.215Z","robots_txt_url":"https://github.com/robots.txt","online":false,"can_crawl_api":true,"host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["blinky","fpga","ice40up5k","icestorm","nextpnr","symbiflow","upduino","upduino2"],"created_at":"2024-11-28T16:52:05.551Z","updated_at":"2026-02-02T08:05:13.780Z","avatar_url":"https://github.com/osresearch.png","language":"Verilog","funding_links":[],"categories":[],"sub_categories":[],"readme":"![Upduino v2 RGB LEd](images/led.jpg)\n\nUpduino v2 examples with icestorm\n====\n\nSeveral demos showing how to use the `icestorm` toolchain with the\nUpduino (ice40 UltraPlus 5k) FPGA dev board.\n\n| Demo | Description |\n|------|-------------|\n| `blink` | Flash the RED LED in a pulse-pulse, pulse-pulse pattern |\n| `pulse` | Smoothly ramp the RGB LED through a color change pattern |\n| `serial` | Print a repeating message on the serial port at 3 Mbs |\n| `seral-echo` | Read from the serial port, echo it back at 3 Mbs |\n| `spram-demo` | Read from the serial port, buffer in SPRAM, echo it slowly |\n\nTo flash them, run `sudo make blink.flash`.\nYou will probably need to be root to flash the board and restore the\n`/dev/ttyUSB0` device driver after `iceprog` switches it into SIO mode.\n\n\nSchematics and pinout\n====\n\nSchematics for the upduino: https://github.com/gtjennings1/UPDuino_v2_0\n\n![Upduino v2 pinout by Matt Mets](images/pinout.jpg)\n\nNote that the `upduino_v2.pcf` file disagrees with the serial port in\nthe pinout and schematic.  The pins were determined through experimentation\nand seem to work (and the ones in the pinout do not).\n\nUltraPlus 5K overview\n===\n\n![Block diagram](images/up5k.svg)\n\nOverview: http://www.latticesemi.com/Products/FPGAandCPLD/iCE40UltraPlus\n\nDatasheet: http://www.latticesemi.com/-/media/LatticeSemi/Documents/DataSheets/iCE/iCE40-UltraPlus-Family-Data-Sheet.ashx\n\n![DSP Block](images/dsp-mac16.svg)\n\nThe eight DSP blocks can do 16x16 multiply and 32-bit accumulate operations.\nThey can be combined to make 32x32 multipliers, etc.\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fosresearch%2Fup5k","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fosresearch%2Fup5k","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fosresearch%2Fup5k/lists"}