{"id":18927621,"url":"https://github.com/perehinik/logic_analyzer_fpga_config","last_synced_at":"2026-01-26T21:49:26.610Z","repository":{"id":185959710,"uuid":"326449225","full_name":"perehinik/Logic_Analyzer_FPGA_Config","owner":"perehinik","description":"Vivado project for Xilinx Artix FPGA, used in logic analyzer","archived":false,"fork":false,"pushed_at":"2021-07-16T18:21:31.000Z","size":22575,"stargazers_count":13,"open_issues_count":0,"forks_count":4,"subscribers_count":3,"default_branch":"main","last_synced_at":"2025-02-18T09:48:44.736Z","etag":null,"topics":["fpga","verilog","vivado","xilinx"],"latest_commit_sha":null,"homepage":"","language":"VHDL","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":null,"status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/perehinik.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":null,"code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null}},"created_at":"2021-01-03T16:21:28.000Z","updated_at":"2025-02-17T14:50:03.000Z","dependencies_parsed_at":null,"dependency_job_id":"981e615d-47b7-425a-8d3b-6b19d94e04a8","html_url":"https://github.com/perehinik/Logic_Analyzer_FPGA_Config","commit_stats":null,"previous_names":["perehinik/logic_analyzer_fpga_config"],"tags_count":0,"template":false,"template_full_name":null,"repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/perehinik%2FLogic_Analyzer_FPGA_Config","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/perehinik%2FLogic_Analyzer_FPGA_Config/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/perehinik%2FLogic_Analyzer_FPGA_Config/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/perehinik%2FLogic_Analyzer_FPGA_Config/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/perehinik","download_url":"https://codeload.github.com/perehinik/Logic_Analyzer_FPGA_Config/tar.gz/refs/heads/main","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":239923321,"owners_count":19719124,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["fpga","verilog","vivado","xilinx"],"created_at":"2024-11-08T11:19:47.024Z","updated_at":"2026-01-26T21:49:26.600Z","avatar_url":"https://github.com/perehinik.png","language":"VHDL","funding_links":[],"categories":[],"sub_categories":[],"readme":"# Logic_Analyzer_FPGA_Config\nVivado project for Xilinx Artix FPGA, used in logic analyzer\n\nFunctional diagram:\n![Image](images/DIAG.PNG)  \n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fperehinik%2Flogic_analyzer_fpga_config","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fperehinik%2Flogic_analyzer_fpga_config","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fperehinik%2Flogic_analyzer_fpga_config/lists"}