{"id":13998632,"url":"https://github.com/racerxdl/riskow","last_synced_at":"2026-02-13T08:09:10.026Z","repository":{"id":53499970,"uuid":"322460500","full_name":"racerxdl/riskow","owner":"racerxdl","description":"Learning how to make a RISC-V ","archived":false,"fork":false,"pushed_at":"2021-05-09T06:14:46.000Z","size":190,"stargazers_count":134,"open_issues_count":0,"forks_count":9,"subscribers_count":6,"default_branch":"main","last_synced_at":"2025-05-29T06:45:24.224Z","etag":null,"topics":["fpga","learning-exercise","open-core","opencore","risc-v","riskow","verilog"],"latest_commit_sha":null,"homepage":"","language":"Verilog","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"apache-2.0","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/racerxdl.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":"LICENSE","code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null}},"created_at":"2020-12-18T01:53:38.000Z","updated_at":"2025-05-25T12:00:58.000Z","dependencies_parsed_at":"2022-08-13T02:40:33.059Z","dependency_job_id":null,"html_url":"https://github.com/racerxdl/riskow","commit_stats":null,"previous_names":[],"tags_count":0,"template":false,"template_full_name":null,"purl":"pkg:github/racerxdl/riskow","repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/racerxdl%2Friskow","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/racerxdl%2Friskow/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/racerxdl%2Friskow/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/racerxdl%2Friskow/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/racerxdl","download_url":"https://codeload.github.com/racerxdl/riskow/tar.gz/refs/heads/main","sbom_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/racerxdl%2Friskow/sbom","scorecard":null,"host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":273213907,"owners_count":25065058,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","status":"online","status_checked_at":"2025-09-01T02:00:09.058Z","response_time":120,"last_error":null,"robots_txt_status":"success","robots_txt_updated_at":"2025-07-24T06:49:26.215Z","robots_txt_url":"https://github.com/robots.txt","online":true,"can_crawl_api":true,"host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["fpga","learning-exercise","open-core","opencore","risc-v","riskow","verilog"],"created_at":"2024-08-09T19:01:52.190Z","updated_at":"2025-09-29T08:49:28.244Z","avatar_url":"https://github.com/racerxdl.png","language":"Verilog","funding_links":[],"categories":["Verilog"],"sub_categories":[],"readme":"\n```\n mmmmm  mmmmm   mmmm  m    m  mmmm m     m\n #   \"#   #    #\"   \" #  m\"  m\"  \"m#  #  #\n #mmmm\"   #    \"#mmm  #m#    #    #\" #\"# #\n #   \"m   #        \"# #  #m  #    # ## ##\"\n #    \" mm#mm  \"mmm#\" #   \"m  #mm#  #   #\n\n                 (__)\n                 (oo)\n           /------\\/\n          / |    ||\n         *  /\\---/\\\n            ~~   ~~\n...\"Have you mooed today?\"...\n```\n\nRISC-V Processor made in livestream at twitch: https://www.youtube.com/playlist?list=PLEP_M2UAh9q52a-w3ZUEChEoG_ROeMa88 (PT-BR)\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fracerxdl%2Friskow","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fracerxdl%2Friskow","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fracerxdl%2Friskow/lists"}