{"id":13649331,"url":"https://github.com/rafaelcalcada/rvx","last_synced_at":"2026-03-04T15:11:43.909Z","repository":{"id":43737026,"uuid":"261005281","full_name":"rafaelcalcada/rvx","owner":"rafaelcalcada","description":"RISC-V microcontroller IP core for embedded, FPGA and ASIC applications","archived":false,"fork":false,"pushed_at":"2026-02-28T19:35:26.000Z","size":200657,"stargazers_count":192,"open_issues_count":0,"forks_count":26,"subscribers_count":11,"default_branch":"main","last_synced_at":"2026-02-28T22:49:01.371Z","etag":null,"topics":["core","cpu","gpio","mcu","microcontroller","processor","risc-v","riscv","rv32i","rvx","spi","system-on-chip","uart","zicsr"],"latest_commit_sha":null,"homepage":"https://rafaelcalcada.github.io/rvx/","language":"Verilog","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"mit","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/rafaelcalcada.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":"CONTRIBUTING.md","funding":null,"license":"LICENSE","code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null,"zenodo":null,"notice":null,"maintainers":null,"copyright":null,"agents":null,"dco":null,"cla":null},"funding":{"github":["riscv-steel"]}},"created_at":"2020-05-03T19:29:10.000Z","updated_at":"2026-02-28T19:29:15.000Z","dependencies_parsed_at":"2023-11-21T23:26:59.407Z","dependency_job_id":"3706bb64-a1af-474f-b7c6-d7ddad6a2a02","html_url":"https://github.com/rafaelcalcada/rvx","commit_stats":null,"previous_names":["riscv-steel/riscv-steel","riscv-steel/riscv-steel-core","rafaelcalcada/riscv-steel","rafaelcalcada/rvx"],"tags_count":7,"template":false,"template_full_name":null,"purl":"pkg:github/rafaelcalcada/rvx","repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/rafaelcalcada%2Frvx","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/rafaelcalcada%2Frvx/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/rafaelcalcada%2Frvx/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/rafaelcalcada%2Frvx/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/rafaelcalcada","download_url":"https://codeload.github.com/rafaelcalcada/rvx/tar.gz/refs/heads/main","sbom_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/rafaelcalcada%2Frvx/sbom","scorecard":null,"host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":286080680,"owners_count":30084686,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2026-03-04T13:22:36.021Z","status":"ssl_error","status_checked_at":"2026-03-04T13:20:45.750Z","response_time":59,"last_error":"SSL_read: unexpected eof while reading","robots_txt_status":"success","robots_txt_updated_at":"2025-07-24T06:49:26.215Z","robots_txt_url":"https://github.com/robots.txt","online":false,"can_crawl_api":true,"host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["core","cpu","gpio","mcu","microcontroller","processor","risc-v","riscv","rv32i","rvx","spi","system-on-chip","uart","zicsr"],"created_at":"2024-08-02T01:04:57.183Z","updated_at":"2026-03-04T15:11:43.892Z","avatar_url":"https://github.com/rafaelcalcada.png","language":"Verilog","funding_links":["https://github.com/sponsors/riscv-steel"],"categories":["Verilog"],"sub_categories":[],"readme":"\u003cp align=\"center\"\u003e\u003cimg src=\"docs/images/rvx_logo.png\" width=\"100\"/\u003e\u003c/p\u003e\r\n\r\nRVX is a microcontroller IP core developed in Verilog that implements the RV32I instruction set of RISC-V. It is designed for easy, seamless integration into embedded systems and FPGA designs, facilitating the rapid development of innovative RISC-V applications.\r\n\r\nRVX can run real-time operating systems such as FreeRTOS, as well as bare-metal embedded software. Its design includes components such as memory, timers, and interfaces for UART, GPIO, and SPI communication, enabling RVX to integrate with a variety of sensors and actuators commonly used in embedded applications.\r\n\r\nCheck out [RVX Documentation][1].\r\n\r\n## Get Started\r\n\r\nThe quickest way to get started is to implement one of the example projects on your FPGA. Check it out:\r\n\r\n- [Hello World Example][2]\r\n- [FreeRTOS Example][3]\r\n\r\nSee the [User Guide][4] to learn how to create your own applications.\r\n\r\n## License\r\n\r\nRVX is distributed under the [MIT License][5].\r\n\r\n## Need help?\r\n\r\nPlease open a [new issue][6].\r\n\r\n[1]: https://rafaelcalcada.github.io/rvx\r\n[2]: https://rafaelcalcada.github.io/rvx/examples/helloworld\r\n[3]: https://rafaelcalcada.github.io/rvx/examples/freertos\r\n[4]: https://rafaelcalcada.github.io/rvx/userguide/\r\n[5]: LICENSE\r\n[6]: https://github.com/rafaelcalcada/rvx/issues","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Frafaelcalcada%2Frvx","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Frafaelcalcada%2Frvx","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Frafaelcalcada%2Frvx/lists"}