{"id":16833384,"url":"https://github.com/rejunity/z80-open-silicon","last_synced_at":"2026-01-26T21:50:41.321Z","repository":{"id":234886789,"uuid":"789689511","full_name":"rejunity/z80-open-silicon","owner":"rejunity","description":"Z80 open-source silicon clone. Goal is to become a silicon proven, pin compatible, open-source replacement for classic Z80.","archived":false,"fork":false,"pushed_at":"2025-12-15T19:58:08.000Z","size":103652,"stargazers_count":707,"open_issues_count":5,"forks_count":31,"subscribers_count":41,"default_branch":"main","last_synced_at":"2025-12-17T07:33:14.872Z","etag":null,"topics":["chip","cpu","foss","retrocomputing","tapeout","tinytapeout","verilog","z80"],"latest_commit_sha":null,"homepage":"https://rejunity.github.io/z80-open-silicon/","language":"Verilog","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":"apache-2.0","status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/rejunity.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":"LICENSE","code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null}},"created_at":"2024-04-21T09:25:32.000Z","updated_at":"2025-12-16T19:59:54.000Z","dependencies_parsed_at":"2024-05-09T06:51:07.478Z","dependency_job_id":null,"html_url":"https://github.com/rejunity/z80-open-silicon","commit_stats":null,"previous_names":["rejunity/z80-open-silicon"],"tags_count":0,"template":false,"template_full_name":"TinyTapeout/tt07-verilog-template","purl":"pkg:github/rejunity/z80-open-silicon","repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/rejunity%2Fz80-open-silicon","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/rejunity%2Fz80-open-silicon/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/rejunity%2Fz80-open-silicon/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/rejunity%2Fz80-open-silicon/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/rejunity","download_url":"https://codeload.github.com/rejunity/z80-open-silicon/tar.gz/refs/heads/main","sbom_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/rejunity%2Fz80-open-silicon/sbom","scorecard":null,"host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":286080680,"owners_count":28789113,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2026-01-26T21:49:50.245Z","status":"ssl_error","status_checked_at":"2026-01-26T21:48:29.455Z","response_time":59,"last_error":"SSL_read: unexpected eof while reading","robots_txt_status":"success","robots_txt_updated_at":"2025-07-24T06:49:26.215Z","robots_txt_url":"https://github.com/robots.txt","online":false,"can_crawl_api":true,"host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["chip","cpu","foss","retrocomputing","tapeout","tinytapeout","verilog","z80"],"created_at":"2024-10-13T11:53:15.865Z","updated_at":"2026-01-26T21:50:41.315Z","avatar_url":"https://github.com/rejunity.png","language":"Verilog","funding_links":[],"categories":[],"sub_categories":[],"readme":"![](../../workflows/gds/badge.svg) ![](../../workflows/docs/badge.svg) ![](../../workflows/test/badge.svg)\n\n# WIP: DIP40 version for [GF180MCU](https://www.crowdsupply.com/wafer-space/gf180mcu-run-1/).\n# STATUS: The chips from the first two tapeouts were delivered in 2025, are [functional](https://github.com/rejunity/test-z80-open-silicon/) and are currently being [tested](https://github.com/hardesk/zxx-pcb)!\nWatch FOSSi Z80 made with [Tiny Tapeout](https://tinytapeout.com) waking up and sending greetings: https://github.com/rejunity/test-z80-open-silicon/\n\n## Tapeouts\n- [x] **FUNCTIONAL!** The **first** silicon tapeout - 130 nm **SKY130** node via [Tiny Tapeout 7](https://tinytapeout.com/runs/tt07/tt_um_rejunity_z80)\n- [x] **DELIVERED/TESTING!** **All** 40 pin exposed, QFN64 package, 130 nm **SKY130** process via eFabless [CI2406 shuttle](https://github.com/rejunity/ci2406-rej-pommedeterrible-tholin)\n- [ ] Multiplexed 24 pin, 130nm **SG13g2** node via IHP experimental [2024 shuttle](https://tinytapeout.com/runs/ttihp0p2/tt_um_rejunity_z80)\n- [x] **DELIVERED!** Multiplexed 24 pin, 130nm **SG13g2** node via IHP [2025a shuttle](https://tinytapeout.com/runs/ttihp25a/tt_um_rejunity_z80)\n- [ ] **WIP!!!** Classic DIP40 form factor with COB (Chip on Board), 180nm **GF180MCU** node via Wafer.Space [GF180MCU Run 1](https://www.crowdsupply.com/wafer-space/gf180mcu-run-1/)\n\n\u003cp align=\"center\" width=\"100%\"\u003e\n    \u003cimg width=\"610\" height=\"802\" alt=\"image\" src=\"https://github.com/user-attachments/assets/f6fcc7f3-2906-4b2c-b2c7-284fb174358d\" /\u003e\n\u003c/p\u003e\n\n# Modern free and open source silicon clone of Zilog's Z80\nOn April 15 of 2024 Zilog has [announced End-of-Life](https://www.mouser.com/PCN/Littelfuse_PCN_Z84C00.pdf) for Z80, one of the most famous 8-bit CPUs of all time.\n\nIt is a time for open-source and hardware preservation community to step in with a Free and Open Source Silicon (FOSSi) replacement for Zilog Z80.\n\n## Silicon proven, pin compatible, open-source replacement for classic Zilog Z80\n\nThe goal of this projecty is to develop a drop-in Z80 replacement in 8-bit home computers such as [ZX Spectrum](https://www.spectrumforeveryone.co.uk/technical/zx-spectrum-pcb-schematics-layout/) and recent DIY computer kits such as [RC2014](https://rc2014.co.uk).\n\nFOSS Z80 leverages [OpenROAD](https://openroad.readthedocs.io/en) flow with open source [130 nm Skywater PDK](https://skywater-pdk.readthedocs.io/en/main/), [130 nm IHP PDK](https://ihp-open-pdk-docs.readthedocs.io/en/latest/) to synthesize production ready silicon. [Tiny Tapeout](https://tinytapeout.com) infrastructure is used to test and pool design with many others to reduce the cost of physical chip fabrication at [Skywater Foundries](https://en.wikipedia.org/wiki/SkyWater_Technology).\n\n## Supported Open PDKs\n1. SKY130 [SkyWater Technology Foundry's 130nm node](https://github.com/google/skywater-pdk)\n2. SG13 [IHP Foundry's BiCMOS 130nm node](https://github.com/IHP-GmbH/IHP-Open-PDK)\n3. GF180 [Global Foundry's 180nm node](https://github.com/google/gf180mcu-pdk)\n\n## The first iteration of FOSSi Z80 silicon\n\nThe first iteration was developed with [Tiny Tapeout](https://tinytapeout.com) infrastructure using 130 nm process and fits on a 0.064 mm\u003csup\u003e2\u003c/sup\u003e die area. The first tapeout was submitted on June of 2024 to **eFabless ChipIgnite CI2406 Shuttle**.\n\nThe implementation is based around Guy Hutchison's [TV80](https://github.com/hutch31/tv80) Verilog core.\n\nBelow is the image of [GDSII](https://en.wikipedia.org/wiki/GDSII) integrated circuit layout for FOSS Z80. It is the result of automatic place-and-route flow in [OpenROAD](https://openroad.readthedocs.io/en) using [130 nm](https://skywater-pdk.readthedocs.io/en/main/) \"gates\" logic elements.\n\n\u003cp align=\"center\" width=\"100%\"\u003e\n    \u003cimg width=\"30%\" src=\"./docs/tt07_z80.png\"\u003e\n    \u003cimg width=\"50%\" src=\"./docs/2x2_tiles.png\"\u003e\n\u003c/p\u003e\n\n## Plan\n- [x] Tapeout on a 130 nm node via [Tiny Tapeout 07](https://app.tinytapeout.com/projects/668) with a 24 pin revision to fit into Tiny Tapeout constraints\n- [x] Tapeout with all 40 pins exposed via eFabless ChipIgnite in QFN64 package\n- [x] Tapeout with the three different Open Source PDKs:\n    - [x] SKY130 [SkyWater Technology Foundry's 130nm node](https://github.com/google/skywater-pdk)\n    - [x] SG13 [IHP Foundry's BiCMOS 130nm node](https://github.com/IHP-GmbH/IHP-Open-PDK)\n    - [ ] **WIP** GF180 [Global Foundry's 180nm node](https://github.com/google/gf180mcu-pdk)\n- [x] Run [thorough tests](https://github.com/rejunity/test-z80-open-silicon) on a chip, summary:\n    - [x] Z80 functions well and communicates with RP2040 / RP2350 serving as a RAM\n    - [x] **Fixed** bug in DAA instruction, caugth by [ZEXDOC/ZEXALL](https://mdfs.net/Software/Z80/Exerciser/) test suitd\n    - [ ] 2 tests [ZEXALL](https://mdfs.net/Software/Z80/Exerciser/) failing on undocumented flags.\n- [x] Create a PCB adapter from QFN64 to DIP40 [https://github.com/hardesk/zxx-pcb]\n- [ ] **WIP** Produce COB (Chip-on-Board) DIP40 PCB [https://github.com/rejunity/ws0-z80-open-silicon-gf180mcu]\n- [ ] Thorough timing test of the input/output signals in compariston to original Z80\n- [ ] Testbench\n    - [ ] **WIP** Add thorough tests for all Z80 instructions including the 'illegal' ones [ZEXALL](https://mdfs.net/Software/Z80/Exerciser/) to a testbench\n    - [ ] Add thorough timing test of the input/output signals\n    - [ ] Integrate the netlist based Z80 core into the testbench for ultimate validation\n    - [ ] Compare different implementations: Verilog core [A-Z80](https://github.com/gdevic/A-Z80), Netlist based [Z80Explorer](https://github.com/gdevic/Z80Explorer), etc\n- [ ] Create gate-level layouts that would resemble the original Z80 layout, see the original [chip dies](#Z80-Die-shots) below. Zilog designed Z80 by manually placing each transistor by hand.\n- [ ] Ceramic DIP40 package\n- [ ] Logo / \"chip-art\" for the project\n\n# How to Contribute\nJoin the [Tiny Tapeout Discord](https://tinytapeout.com/discord) forum.\n\nBrowse [issues](https://github.com/rejunity/z80-open-silicon/issues).\n\n# Quick start\n\nFor project overview, take a look at the [slide deck](https://docs.google.com/presentation/d/1-vcqAm9nMe9o_P5PAofOEgkbrVqfZs-Lbs7DuWj7h2o/edit#slide=id.p) and [video](https://www.youtube.com/watch?v=GI1e22A2J3U) where we discuss FOSSi Z80 project with Matthew Venn.\n\nCode:\n* You can find the top module in [src/tt_um_rejunity_z80.v](src/tt_um_rejunity_z80.v). It instantiates Z80 and adheres to [TinyTapeout constraints](https://tinytapeout.com/specs/gpio/) including multiplexing the output pins onto the 8 pins of TinyTapeout chip.\n* The core Verilog Z80 implementation is in [src/tv80](src/tv80) folder.\n* The configuration for [OpenROAD](https://theopenroadproject.org) synthesis and place-and-route flow is in the [src/config.tcl](src/config.tcl) file.\n* Finally, the testbench is implemented in [src/test/test.py](src/test/test.py).\n\nGenerated layout artifacts are in [gds](gds) folder. You can use [KLayout](https://www.klayout.de) viewer to inspect them:\n* [GDSII file of Z80 core](gds/tinytapeout_07_skywater130A/tt_um_rejunity_z80.gds)\n* [OASIS file of the Tiny Tapeout 07 chip with the Z80 core](gds/tinytapeout_07_skywater130A/caravel_24066810.oas)\n\n## Run it locally\n\nFollow the instructions from Tiny Tapeout's [Testing Your Design Guide](https://tinytapeout.com/hdl/testing/) and install required packages.\n\n```\n    sudo apt install iverilog verilator\n    pip3 install cocotb pytest\n```\n\nNext, run the testbench.\n\n```\n    cd src\n    make\n```\n\nIf you are succesfull, you should see the tests passing:\n\n\u003cimg width=\"580\" alt=\"image\" src=\"https://github.com/rejunity/z80-open-silicon/assets/1733077/e90ee88a-b693-4b2a-a184-d827084d5905\"\u003e\n\u003cimg width=\"609\" alt=\"image\" src=\"https://github.com/rejunity/z80-open-silicon/assets/1733077/099c6126-7e7e-468c-b775-070823e9a06c\"\u003e\n\n# Machines using Z80\nThese machines are considerd as test-cases for hardware Z80 replacement:\n* ZX Spectrum 16K - ?\n* [ZX Spectrum 48K](https://spectrumforeveryone.com/wp-content/uploads/2017/08/ZXSpectrumIssue2-Schematics.gif) - (interrupted) 3.5 MHz Z80 \u003c= ULA \u003c= 14MHz crystal\n* [ZX Spectrum 128K](https://www.8bit-wiki.de/fileadmin/8bit-wiki/Sinclair/ZX_Spectrum/_zx128/manual/ZX%20Spectrum%20128%2B%20Schematics.pdf) -  (interrupted) 3.54690 MHz Z80 \u003c= ULA \u003c= 17.7345 crystal (see analogue part of the schematics)\n* [Amstrad CPC](https://www.cpcwiki.eu/imgs/6/68/464Schematic_new.png) - 4 MHz Z80 \u003c= GA4007 \u003c= 16Mhz crystal\n* MSX1 - 3.579 MHz \u003c= ??? TMS9918/9928/9929 \u003c= ???\n* [MSX2](https://hansotten.file-hunter.com/uploads/files/msxpccircuit.pd) - 3.579 MHz \u003c= V9938 \u003c= 21.328125\n* [MSX2](http://ebook.pldworld.com/_eBook/MSX/Schematics/YIS503.jpg) - 3.579 MHz \u003c= [S3527](https://www.msx.org/wiki/Yamaha_S3527) \u003c= V9938 \u003c= 21.328125\n* SG-1000 [CPU sheet](https://wiki.console5.com/wiki/File:SG-1000_CPU,_RAM.png) [VDP sheet](https://wiki.console5.com/wiki/File:SG-1000_VDP.png) - 3.58 MHz Z80 \u003c= TMS9918ANL (NTSC) \u003c= 10.73863 MHz crystal\n* [Sega Master System](https://www.smspower.org/Development/SegaMasterSystemServiceManual) - 3.58 MHz Z80 \u003c= VDP 315-5124 \u003c= 10.738 MHz\n* [ColecoVision console](https://wiki.console5.com/wiki/File:Colecovision-Schematic---Audio,-Reset,-Clocks.png) - 3.57954 MHz Z80 \u003c= /2 \u003c= 7.15909 MHz crystal\n* TSR80 [CPU sheet](http://billr.incolor.com/trs80sch-sheet1of2-part1of5.GIF) [clock sheet](http://billr.incolor.com/trs80sch-sheet2of2-part1of5.GIF) - 1.774 MHz Z80 \u003c= /6 \u003c= 10.6445 MHz\n* Sinclair ZX80, ZX81 - 3.25 MHz Z80 (NEC μPD780C-1)\n\nRecent DYI computer kits are also perfect test-cases for Z80 FOSS:\n* [RC2014 modular computer](https://rc2014.co.uk) - 8K ROM, 32K RAM, runs at 7.3728 MHz\n    * [Small Computer Central (SCC) / RCBus extended version of RC2014](https://smallcomputercentral.com)\n* [Zeal 8-bit Computer](https://zeal8bit.com) - 32K ROM, from 128KB up 512KB of RAM, runs at 10 MHz\n* [LiNC80 microcomputer kit](https://linc.no/products/linc80-sbc1/) - 16K/64K ROM, 64K RAM, runs at 7.3728 MHz\n\n# Z80\n\n## Pinout\n```\n               ,-------.___.-------.\n    \u003c--    A11 |1                40| A10    --\u003e\n    \u003c--    A12 |2                39| A9     --\u003e\n    \u003c--    A13 |3     Z80 CPU    38| A8     --\u003e\n    \u003c--    A14 |4                37| A7     --\u003e\n    \u003c--    A15 |5                36| A6     --\u003e\n    --\u003e    CLK |6                35| A5     --\u003e\n    \u003c-\u003e     D4 |7                34| A4     --\u003e\n    \u003c-\u003e     D3 |8                33| A3     --\u003e\n    \u003c-\u003e     D5 |9                32| A2     --\u003e\n    \u003c-\u003e     D6 |10               31| A1     --\u003e\n           VCC |11               30| A0     --\u003e\n    \u003c-\u003e     D2 |12               29| GND\n    \u003c-\u003e     D7 |13               28| /RFSH  --\u003e\n    \u003c-\u003e     D0 |14               27| /M1    --\u003e\n    \u003c-\u003e     D1 |15               26| /RESET \u003c--\n    --\u003e   /INT |16               25| /BUSRQ \u003c--\n    --\u003e   /NMI |17               24| /WAIT  \u003c--\n    \u003c--  /HALT |18               23| /BUSAK --\u003e\n    \u003c--  /MREQ |19               22| /WR    --\u003e\n    \u003c--  /IORQ |20               21| /RD    --\u003e\n               `-------------------'\n\n```\n\n## Documentation\n* [Z80 Datasheet](http://www.z80.info/zip/z80.pdf)\n* Zilog [Users Manual](https://baltazarstudios.com/webshare/A-Z80/Z80_CPU_Users_Manual_2004.pdf) and Mostek's [Users Manual](https://baltazarstudios.com/webshare/A-Z80/z80-mostek.pdf)\n* Zilog [Data Book](http://cini.classiccmp.org//pdf/Zilog/Zilog%20Data%20Book.PDF)\n* [All the information about Z80](http://www.z80.info)\n* [Undocumented instructions](https://baltazarstudios.com/webshare/A-Z80/z80-documented-v0.91.pdf)\n* [Opcode table](https://baltazarstudios.com/webshare/A-Z80/Z80-Opcode-Tables.pdf) and [timing](https://baltazarstudios.com/webshare/A-Z80/Z80-Instruction-List-with-T-states.pdf)\n\n## Oral History of the Development of the Z80\n[Oral History Panel on the Founding of the Company and the Development of the Z80 Microprocessor](http://archive.computerhistory.org/resources/text/Oral_History/Zilog_Z80/102658073.05.01.pdf)\n\n[M. Shima on Demystifying Microprocessor Design](https://baltazarstudios.com/webshare/A-Z80/Library/Demystifying%20Microprocessor%20Design%20-%20M.%20Shima.pdf)\n\n## Z80 Patents\n* **(expired)** Patent [US4605980](https://patents.google.com/patent/US4605980) -- input voltage spike protection\n* **(expired)** Patent [US4332008A](https://patents.google.com/patent/US4332008A) -- ???\n* **(expired)** Patent [US4486827A](https://patents.google.com/patent/US4486827A) -- reset circuitry\n\n## Z80 Die shots\n* [How to \"read\" die shots](https://downloads.reactivemicro.com/Electronics/Reverse%20Engineering/6502%20-%20Guideline%20to%20Reverse%20Engineering%20v1.0.pdf)\n* nMOS variants [Z8400 with 'Zilog 75'](https://siliconpr0n.org/map/zilog/z8400aps-z80acpu/bercovici_mz/) marking and [Zilog Z8400 with 'DC'](https://siliconpr0n.org/map/zilog/z0840008/marmontel_mz_ms20x/) letter marking\n* CMOS variants [Zilog Z84C00](http://visual6502.org/images/pages/Zilog_Z84C00_die_shots.html) and its [8MHz version](https://siliconpr0n.org/map/zilog/z84c0008fec/marmontel_mz_ms20x/)\n* Nintendo Z80 variant from Super Game Boy [SGB-CPU 01](https://siliconpr0n.org/map/nintendo/sgb-cpu-01/mcmaster_mz_mit20x/) produced in 1994\n* Sean Riddle's image of the official second-source Mostek MK3880 [metal layer removed](https://happytrees.org/dieshots/Mostek_-_MK3880_(top_metal_removed)#/media/File:Mostek_MK3880_top_metal_removed.jpg)\n* Pauli Rautakorpi's images of Z80 clones: [National Semiconductor NSC800](https://commons.wikimedia.org/wiki/User:Birdman86#/media/File:NS_NSC800_die.jpg), [Mostek MK3880](https://commons.wikimedia.org/wiki/User:Birdman86#/media/File:Mostek_MK3880_die.jpg), [MME9201 with 'U880/5'](https://commons.wikimedia.org/wiki/User:Birdman86#/media/File:MME_80A-CPU_die.JPG) markings \n* Zeptobar’s images of [Zilog Z0840004PSC](https://zeptobars.com/en/read/Zilog-Z80-Z0840004PSC) from 1990, [Soviet CMOS KR1858VM3](https://happytrees.org/dieshots/Soviet_-_KR1858VM3#/media/File:KR1858VM3-HD.jpg) with an uncommon layout, [MME Z80A](https://zeptobars.com/en/read/Zilog-Z80-Z80A) a clone on a large 5um process, [Soviet KR1858VM1](https://zeptobars.com/en/read/KR1858VM1-Z80-MME-Angstrem) a clone of U880/6 which in turn was an unlicensed clone of Z80, [Soviet T34VM1](https://zeptobars.com/en/read/t34vm1-z80-angstrem-mme) based on U880/5\n* nMOS variant [GoldStar Z80](https://www.cl.cam.ac.uk/~sps32/Z80proj/Z80_traps.pdf) can be found in \"Finding traps\" article by Sergei Skorobogatov\n\n![](http://visual6502.org/images/Z84C00/Z84C00_die_shot_20x_1b_1600w.jpg)\n\n## Z80 Reverse Engineering\n* [Finding \"traps\" in Zilog Z80 CPU by Sergei Skorobogatov](https://www.cl.cam.ac.uk/~sps32/Z80proj/Z80_traps.pdf)\n* Comparing [Z80 to 6502 and ARM1](http://www.righto.com/2016/02/reverse-engineering-arm1-instruction.html)\n* [Z80 Instruction Register deciphered](https://baltazarstudios.com/z80-instruction-register-deciphered/)\n* [Z80 Tri-stated Data \u0026 Address bus gates](https://baltazarstudios.com/anatomy-z80-gate/)\n* [Z80 (un)documented behavior](https://baltazarstudios.com/zilog-z80-undocumented-behavior/)\n* [The instruction decode PLA in the Z80 microprocessor](http://static.righto.com/files/z80-pla-table.html)\n* [Why the Z-80's data pins are scrambled](http://www.righto.com/2014/09/why-z-80s-data-pins-are-scrambled.html)\n* [How the Z80's registers are implemented](http://www.righto.com/2014/10/how-z80s-registers-are-implemented-down.html)\n* [The Z-80's 16-bit increment/decrement circuit reverse engineered](http://www.righto.com/2013/11/the-z-80s-16-bit-incrementdecrement.html)\n* [The Z-80 has a 4-bit ALU](http://www.righto.com/2013/09/the-z-80-has-4-bit-alu-heres-how-it.html)\n* [XOR, the silicon for two interesting gates explained](http://www.righto.com/2013/09/understanding-z-80-processor-one-gate.html)\n* [WZ aka MEMPTR, esoteric register of the Z80](https://baltazarstudios.com/webshare/A-Z80/memptr_eng.txt)\n* [Undocumented flags](https://github.com/hoglet67/Z80Decoder/wiki/Undocumented-Flags#scfccf) part of [Z80 Decoder](https://github.com/hoglet67/Z80Decoder) logic analyser / bus capture\n\n## Existing Z80 implementations\n* TV80 in Verilog https://github.com/hutch31/tv80\n* TV80 in Verilog https://github.com/Obijuan/Z80-FPGA\n* A-Z80 in Verilog https://github.com/gdevic/A-Z80 its [overview](https://baltazarstudios.com/z80-ground/) and [details](https://baltazarstudios.com/z80-cpu/)\n* Z80 net-list level emulator https://github.com/gdevic/Z80Explorer and its [overview](https://baltazarstudios.com/z80explorer/) and [Users Guide](https://gdevic.github.io/Z80Explorer/)\n* Online Z80 net-list emulator at [Visual6502.org](http://www.visual6502.org/JSSim/expert-z80.html)\n\n# What is Tiny Tapeout?\n\nTiny Tapeout is an educational project that aims to make it easier and cheaper than ever to get your digital designs manufactured on a real chip.\n\nTo learn more and get started, visit https://tinytapeout.com.\n\n## Resources\n\n- [FAQ](https://tinytapeout.com/faq/)\n- [Digital design lessons](https://tinytapeout.com/digital_design/)\n- [Learn how semiconductors work](https://tinytapeout.com/siliwiz/)\n- [Join the community](https://tinytapeout.com/discord)\n- [Build your design locally](https://docs.google.com/document/d/1aUUZ1jthRpg4QURIIyzlOaPWlmQzr-jBn3wZipVUPt4)\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Frejunity%2Fz80-open-silicon","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Frejunity%2Fz80-open-silicon","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Frejunity%2Fz80-open-silicon/lists"}