{"id":16833248,"url":"https://github.com/rejunity/zero-to-asic","last_synced_at":"2026-01-03T19:06:09.962Z","repository":{"id":139192280,"uuid":"424703935","full_name":"rejunity/zero-to-asic","owner":"rejunity","description":"My workspace for Zero to ASIC course by Matt Venn","archived":false,"fork":false,"pushed_at":"2021-11-23T13:11:14.000Z","size":523,"stargazers_count":0,"open_issues_count":0,"forks_count":1,"subscribers_count":2,"default_branch":"master","last_synced_at":"2025-03-15T15:54:35.801Z","etag":null,"topics":[],"latest_commit_sha":null,"homepage":null,"language":"Verilog","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":null,"status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/rejunity.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":null,"code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null}},"created_at":"2021-11-04T18:45:26.000Z","updated_at":"2021-11-23T13:11:17.000Z","dependencies_parsed_at":null,"dependency_job_id":"1175e46d-9553-4223-9c86-e950ce0812a0","html_url":"https://github.com/rejunity/zero-to-asic","commit_stats":null,"previous_names":[],"tags_count":0,"template":false,"template_full_name":null,"repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/rejunity%2Fzero-to-asic","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/rejunity%2Fzero-to-asic/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/rejunity%2Fzero-to-asic/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/rejunity%2Fzero-to-asic/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/rejunity","download_url":"https://codeload.github.com/rejunity/zero-to-asic/tar.gz/refs/heads/master","host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":244135905,"owners_count":20403797,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":[],"created_at":"2024-10-13T11:52:50.292Z","updated_at":"2026-01-03T19:06:09.884Z","avatar_url":"https://github.com/rejunity.png","language":"Verilog","funding_links":[],"categories":[],"sub_categories":[],"readme":"# Workspace for Zero To ASIC course\nThis repository is my personal workspace for [Zero to ASIC course](https://www.zerotoasiccourse.com) by Matt Venn.\n\n## Prerequisites\n### Simulation\nYou will need to have libsdl2 and [verilator](https://www.veripool.org/verilator/) installed.\n\nOn Linux:\n\n    sudo apt-get install libsdl2-dev libsdl2-image-dev verilator\n\nOn OSX using [Brew](https://brew.sh/):\n\n    brew install sdl2 sdl2_image verilator\n\n*NOTE: Theoretically installing verilator through [MacPorts](https://www.macports.org/) should work too, however I ran into the verilator compilation problems this way.*\n\n### Hardware\nUse [1 Bit Squared icebreaker FPGA board](https://1bitsquared.com/products/icebreaker) with [Digilent VGA pmod](https://digilent.com/shop/pmod-vga-video-graphics-array/) plugged into pmod1a and pmod1b.\n\nTo build binaries and deploy them onto FPGA you will need to have [yosys](https://yosyshq.net/yosys/), [nextpnr](https://github.com/YosysHQ/nextpnr) and [icestorm](http://www.clifford.at/icestorm/) installed.\n\nOn Linux:\n\n    TODO\n\nOn OSX (for more details visit [Tobias Müller's blog](https://www.twam.info/software/using-the-icebreaker-with-an-open-source-fpga-toolchain-on-os-x)):\n\n    brew tap twam/openfgpa\n    brew install yosys icestorm\n    brew install nextpnr --without-arch-ecp5\n\n\n## Projects\nProjects below are based upon:\n* [Matt's VGA Clock repo](https://github.com/mattvenn/vga-clock)\n* [Will Green's Project F](https://projectf.io/sitemap/#fpga-graphics)\n* [Steven Hugg's FPGA examples for 8bitworkshop.com](https://github.com/sehugg/fpga-examples)\n\n### Starfield\nRun simulation:\n\n    make verilator \u0026\u0026 ./obj_dir/VStarfield\n    \nRun on FPGA:\n\n    make prog\n\n### FlappySpace\nRun simulation:\n\n    make verilator \u0026\u0026 ./obj_dir/VFlappySpace\n    \nRun on FPGA:\n\n    make prog\n\n## ASIC\nTODO\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Frejunity%2Fzero-to-asic","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Frejunity%2Fzero-to-asic","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Frejunity%2Fzero-to-asic/lists"}