{"id":19844399,"url":"https://github.com/rohankalbag/logic-simulator","last_synced_at":"2026-04-18T12:03:53.460Z","repository":{"id":115483744,"uuid":"524466713","full_name":"rohankalbag/logic-simulator","owner":"rohankalbag","description":"Course Assignment - Foundations of VLSI CAD - Autumn Semester 2022 - Indian Institute of Technology Bombay","archived":false,"fork":false,"pushed_at":"2022-12-10T16:45:51.000Z","size":98,"stargazers_count":1,"open_issues_count":0,"forks_count":0,"subscribers_count":1,"default_branch":"master","last_synced_at":"2025-06-03T05:37:49.106Z","etag":null,"topics":["combinational-circuit","logic-simulator","netlist","python","vlsi-cad"],"latest_commit_sha":null,"homepage":"","language":"Jupyter Notebook","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":null,"status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/rohankalbag.png","metadata":{"files":{"readme":"readme.md","changelog":null,"contributing":null,"funding":null,"license":null,"code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null}},"created_at":"2022-08-13T17:37:28.000Z","updated_at":"2024-10-14T17:09:03.000Z","dependencies_parsed_at":null,"dependency_job_id":"7806a19d-c218-4f3c-9e2a-ffd7f15794eb","html_url":"https://github.com/rohankalbag/logic-simulator","commit_stats":null,"previous_names":[],"tags_count":0,"template":false,"template_full_name":null,"purl":"pkg:github/rohankalbag/logic-simulator","repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/rohankalbag%2Flogic-simulator","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/rohankalbag%2Flogic-simulator/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/rohankalbag%2Flogic-simulator/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/rohankalbag%2Flogic-simulator/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/rohankalbag","download_url":"https://codeload.github.com/rohankalbag/logic-simulator/tar.gz/refs/heads/master","sbom_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/rohankalbag%2Flogic-simulator/sbom","scorecard":null,"host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":286080680,"owners_count":31967993,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2026-04-18T00:39:45.007Z","status":"online","status_checked_at":"2026-04-18T02:00:07.018Z","response_time":103,"last_error":null,"robots_txt_status":"success","robots_txt_updated_at":"2025-07-24T06:49:26.215Z","robots_txt_url":"https://github.com/robots.txt","online":true,"can_crawl_api":true,"host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["combinational-circuit","logic-simulator","netlist","python","vlsi-cad"],"created_at":"2024-11-12T13:04:00.737Z","updated_at":"2026-04-18T12:03:53.437Z","avatar_url":"https://github.com/rohankalbag.png","language":"Jupyter Notebook","funding_links":[],"categories":[],"sub_categories":[],"readme":"# Logic Simulator\n\n## Course Assignment - EE 677 - Foundations of VLSI CAD\n\n#### We can simulate any combinational circuit using this Logic Simulator\n\n### Author: Rohan Rajesh Kalbag\n\nOpen `logic_simulator.ipynb` to see the code working in action, and access the code, relevant markdown documentation, for the **2X1 MUX** netlist example which is given at `/circuit.txt`\n\n### Instructions to use the Logic Simulator\n\n* Set up `Python 3.x`  virtual environment and use the command in terminal `pip install -r requirements.txt` to make sure you have all the required dependencies.\n* If needed change the `/circuit.txt` in such a way as following the following netlist convention given after instructions\n* Run the python script `logic_sim.py` using `python ./logic_sim.py` and find the output truth table in `truthtable.csv`\n\n### Input Netlist Convention\n\n#### We shall use `.txt` netlist file with a `NGSPICE` like style to describe the various components connected, to input the circuit configuration which we wish to simulate. This is an example\n\n```spice\n\n* this is a comment\n\n* inp \u003cnodes seperated by spaces\u003e denotes input nodes to circuit\n\ninp n1 n2 n4 n6\n\n\n* outp \u003cnodes seperated by spaces\u003e denotes output nodes to circuit\n\noutp n3 n5 n7\n\n\nand n1 n2 n3\n\n* denotes and gate with inputs n1 and n2, output as n3\n\n\nor n3 n4 n5 \n\n* denotes or gate with inputs n3 and n4, output as n5 \n\n\ninv n6 n7\n\n* denotes inverter with input n6 and output n7\n\n```\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Frohankalbag%2Flogic-simulator","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Frohankalbag%2Flogic-simulator","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Frohankalbag%2Flogic-simulator/lists"}