{"id":20549307,"url":"https://github.com/samiyaalizaidi/pipelined-risc-v-processor","last_synced_at":"2025-09-04T09:40:53.899Z","repository":{"id":155925961,"uuid":"628836640","full_name":"samiyaalizaidi/Pipelined-RISC-V-Processor","owner":"samiyaalizaidi","description":"A Pipelined RISC-V Processor with forwarding support and hazard detection.","archived":false,"fork":false,"pushed_at":"2023-05-09T06:38:08.000Z","size":81,"stargazers_count":0,"open_issues_count":0,"forks_count":0,"subscribers_count":1,"default_branch":"main","last_synced_at":"2025-03-06T05:33:05.211Z","etag":null,"topics":["assembly","computer-architecture","pipelining","processor","processor-architecture","risc-v","verilog","vivado"],"latest_commit_sha":null,"homepage":"","language":"Verilog","has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":null,"status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/samiyaalizaidi.png","metadata":{"files":{"readme":"README.md","changelog":null,"contributing":null,"funding":null,"license":null,"code_of_conduct":null,"threat_model":null,"audit":null,"citation":null,"codeowners":null,"security":null,"support":null,"governance":null,"roadmap":null,"authors":null,"dei":null,"publiccode":null,"codemeta":null}},"created_at":"2023-04-17T04:48:27.000Z","updated_at":"2023-06-14T13:38:41.000Z","dependencies_parsed_at":null,"dependency_job_id":"f3dec7f0-ab65-44a1-9012-4a798b174fe3","html_url":"https://github.com/samiyaalizaidi/Pipelined-RISC-V-Processor","commit_stats":null,"previous_names":[],"tags_count":0,"template":false,"template_full_name":null,"purl":"pkg:github/samiyaalizaidi/Pipelined-RISC-V-Processor","repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/samiyaalizaidi%2FPipelined-RISC-V-Processor","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/samiyaalizaidi%2FPipelined-RISC-V-Processor/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/samiyaalizaidi%2FPipelined-RISC-V-Processor/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/samiyaalizaidi%2FPipelined-RISC-V-Processor/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/samiyaalizaidi","download_url":"https://codeload.github.com/samiyaalizaidi/Pipelined-RISC-V-Processor/tar.gz/refs/heads/main","sbom_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/samiyaalizaidi%2FPipelined-RISC-V-Processor/sbom","scorecard":null,"host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":273586867,"owners_count":25132697,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2022-07-04T15:15:14.044Z","status":"online","status_checked_at":"2025-09-04T02:00:08.968Z","response_time":61,"last_error":null,"robots_txt_status":"success","robots_txt_updated_at":"2025-07-24T06:49:26.215Z","robots_txt_url":"https://github.com/robots.txt","online":true,"can_crawl_api":true,"host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["assembly","computer-architecture","pipelining","processor","processor-architecture","risc-v","verilog","vivado"],"created_at":"2024-11-16T02:17:17.482Z","updated_at":"2025-09-04T09:40:53.853Z","avatar_url":"https://github.com/samiyaalizaidi.png","language":"Verilog","funding_links":[],"categories":[],"sub_categories":[],"readme":"# Pipelined RISC-V Processor\nThis repository consists all the code for our Computer Architecture \u0026 Organizations's final project. All the code is written in Verilog HDL.\nThe processor sorts the following array of numbers in the descending order: {1, 5, 3, 4, 10, 22, 2, 3, 44} using the selection sort algorithm.\n","project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fsamiyaalizaidi%2Fpipelined-risc-v-processor","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fsamiyaalizaidi%2Fpipelined-risc-v-processor","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fsamiyaalizaidi%2Fpipelined-risc-v-processor/lists"}