{"id":28502526,"url":"https://github.com/sanugiw/fpga","last_synced_at":"2026-02-13T21:21:25.076Z","repository":{"id":295032779,"uuid":"988862234","full_name":"Sanugiw/FPGA","owner":"Sanugiw","description":"UA UART communication module using Verilog on a DE0-Nano FPGA with real-time serial data transfer, and verified functionality with a custom test bench.","archived":false,"fork":false,"pushed_at":"2025-05-25T12:17:41.000Z","size":3663,"stargazers_count":0,"open_issues_count":0,"forks_count":0,"subscribers_count":1,"default_branch":"main","last_synced_at":"2025-10-06T20:57:14.252Z","etag":null,"topics":["fpga-programming","modelsim","systemverilog","verilog-hdl"],"latest_commit_sha":null,"homepage":"","language":null,"has_issues":true,"has_wiki":null,"has_pages":null,"mirror_url":null,"source_name":null,"license":null,"status":null,"scm":"git","pull_requests_enabled":true,"icon_url":"https://github.com/Sanugiw.png","metadata":{},"created_at":"2025-05-23T07:29:47.000Z","updated_at":"2025-08-05T16:10:59.000Z","dependencies_parsed_at":null,"dependency_job_id":"1a332224-8e69-4132-895b-b38a25100a0d","html_url":"https://github.com/Sanugiw/FPGA","commit_stats":null,"previous_names":["sanugiw/fpga"],"tags_count":0,"template":false,"template_full_name":null,"purl":"pkg:github/Sanugiw/FPGA","repository_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/Sanugiw%2FFPGA","tags_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/Sanugiw%2FFPGA/tags","releases_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/Sanugiw%2FFPGA/releases","manifests_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/Sanugiw%2FFPGA/manifests","owner_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners/Sanugiw","download_url":"https://codeload.github.com/Sanugiw/FPGA/tar.gz/refs/heads/main","sbom_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories/Sanugiw%2FFPGA/sbom","scorecard":null,"host":{"name":"GitHub","url":"https://github.com","kind":"github","repositories_count":286080680,"owners_count":29417953,"icon_url":"https://github.com/github.png","version":null,"created_at":"2022-05-30T11:31:42.601Z","updated_at":"2026-02-13T06:24:03.484Z","status":"ssl_error","status_checked_at":"2026-02-13T06:23:12.830Z","response_time":78,"last_error":"SSL_connect returned=1 errno=0 peeraddr=140.82.121.5:443 state=error: unexpected eof while reading","robots_txt_status":"success","robots_txt_updated_at":"2025-07-24T06:49:26.215Z","robots_txt_url":"https://github.com/robots.txt","online":false,"can_crawl_api":true,"host_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub","repositories_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repositories","repository_names_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/repository_names","owners_url":"https://repos.ecosyste.ms/api/v1/hosts/GitHub/owners"}},"keywords":["fpga-programming","modelsim","systemverilog","verilog-hdl"],"created_at":"2025-06-08T16:30:28.242Z","updated_at":"2026-02-13T21:21:25.065Z","avatar_url":"https://github.com/Sanugiw.png","language":null,"readme":null,"funding_links":[],"categories":[],"sub_categories":[],"project_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fsanugiw%2Ffpga","html_url":"https://awesome.ecosyste.ms/projects/github.com%2Fsanugiw%2Ffpga","lists_url":"https://awesome.ecosyste.ms/api/v1/projects/github.com%2Fsanugiw%2Ffpga/lists"}